fmcjesdadc1_zc706: Interrupt update
parent
4f815b99a1
commit
57137df018
|
@ -39,6 +39,13 @@ set dma_1_wr [create_bd_port -dir I dma_1_wr]
|
|||
set dma_1_sync [create_bd_port -dir I dma_1_sync]
|
||||
set dma_1_data [create_bd_port -dir I -from 63 -to 0 dma_1_data]
|
||||
|
||||
#interrupts
|
||||
set ad9250_0_dma_intr [create_bd_port -dir O ad9250_0_dma_intr]
|
||||
set ad9250_1_dma_intr [create_bd_port -dir O ad9250_1_dma_intr]
|
||||
if { $sys_zynq == 0 } {
|
||||
set ad9250_spi_intr [create_bd_port -dir O ad9250_spi_intr]
|
||||
}
|
||||
|
||||
# adc peripherals
|
||||
|
||||
set axi_ad9250_0_core [create_bd_cell -type ip -vlnv analog.com:user:axi_ad9250:1.0 axi_ad9250_0_core]
|
||||
|
@ -154,7 +161,7 @@ if {$sys_zynq == 1 } {
|
|||
connect_bd_net -net spi_sdo_o [get_bd_ports spi_sdo_o] [get_bd_pins axi_ad9250_spi/io0_o]
|
||||
connect_bd_net -net spi_sdi_i [get_bd_ports spi_sdi_i] [get_bd_pins axi_ad9250_spi/io1_i]
|
||||
|
||||
connect_bd_net -net axi_ad9250_spi_irq [get_bd_pins axi_ad9250_spi/ip2intc_irpt] [get_bd_pins sys_concat_intc/In5]
|
||||
connect_bd_net -net axi_ad9250_spi_irq [get_bd_pins axi_ad9250_spi/ip2intc_irpt] [get_bd_ports ad9250_spi_intr]
|
||||
}
|
||||
|
||||
# connections (gt)
|
||||
|
@ -216,8 +223,8 @@ connect_bd_net -net axi_ad9250_1_dma_data [get_bd_pins axi_ad9250_1_dm
|
|||
|
||||
connect_bd_net -net axi_ad9250_0_adc_dovf [get_bd_pins axi_ad9250_0_core/adc_dovf] [get_bd_pins axi_ad9250_0_dma/fifo_wr_overflow]
|
||||
connect_bd_net -net axi_ad9250_1_adc_dovf [get_bd_pins axi_ad9250_1_core/adc_dovf] [get_bd_pins axi_ad9250_1_dma/fifo_wr_overflow]
|
||||
connect_bd_net -net axi_ad9250_0_dma_irq [get_bd_pins axi_ad9250_0_dma/irq] [get_bd_pins sys_concat_intc/In13]
|
||||
connect_bd_net -net axi_ad9250_1_dma_irq [get_bd_pins axi_ad9250_1_dma/irq] [get_bd_pins sys_concat_intc/In12]
|
||||
connect_bd_net -net axi_ad9250_0_dma_irq [get_bd_pins axi_ad9250_0_dma/irq] [get_bd_ports ad9250_0_dma_intr]
|
||||
connect_bd_net -net axi_ad9250_1_dma_irq [get_bd_pins axi_ad9250_1_dma/irq] [get_bd_ports ad9250_1_dma_intr]
|
||||
|
||||
# interconnect (cpu)
|
||||
|
||||
|
|
|
@ -161,6 +161,8 @@ module system_top (
|
|||
wire adc_1_enable_b;
|
||||
wire [31:0] adc_1_data_b;
|
||||
|
||||
wire [15:0] ps_intrs;
|
||||
|
||||
// pack & unpack here
|
||||
|
||||
always @(posedge adc_clk) begin
|
||||
|
@ -305,6 +307,22 @@ module system_top (
|
|||
.hdmi_vsync (hdmi_vsync),
|
||||
.iic_main_scl_io (iic_scl),
|
||||
.iic_main_sda_io (iic_sda),
|
||||
.ps_intr_0 (ps_intrs[0]),
|
||||
.ps_intr_1 (ps_intrs[1]),
|
||||
.ps_intr_2 (ps_intrs[2]),
|
||||
.ps_intr_3 (ps_intrs[3]),
|
||||
.ps_intr_4 (ps_intrs[4]),
|
||||
.ps_intr_5 (ps_intrs[5]),
|
||||
.ps_intr_6 (ps_intrs[6]),
|
||||
.ps_intr_7 (ps_intrs[7]),
|
||||
.ps_intr_8 (ps_intrs[8]),
|
||||
.ps_intr_9 (ps_intrs[9]),
|
||||
.ps_intr_10 (ps_intrs[10]),
|
||||
.ps_intr_11 (ps_intrs[11]),
|
||||
.ps_intr_12 (ps_intrs[12]),
|
||||
.ps_intr_13 (ps_intrs[13]),
|
||||
.ad9250_0_dma_intr (ps_intrs[13]),
|
||||
.ad9250_1_dma_intr (ps_intrs[12]),
|
||||
.rx_data_n (rx_data_n),
|
||||
.rx_data_p (rx_data_p),
|
||||
.rx_gt_data (rx_gt_data),
|
||||
|
|
Loading…
Reference in New Issue