zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_dmac: Added patch to fix issue on altera systems

main
Adrian Costina 2014-08-26 16:24:34 +03:00
parent 5f21f54463
commit 58fa0776c9
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
library/axi_dmac/address_generator.v
View File

@ -84,6 +84,8 @@ reg [31-C_BYTES_PER_BEAT_WIDTH:0] address = 'h00;
reg [C_BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00; reg [C_BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;
assign addr = {address, {C_BYTES_PER_BEAT_WIDTH{1'b0}}}; assign addr = {address, {C_BYTES_PER_BEAT_WIDTH{1'b0}}};
reg addr_valid_d1;
// If we already asserted addr_valid we have to wait until it is accepted before // If we already asserted addr_valid we have to wait until it is accepted before
// we can disable the address generator. // we can disable the address generator.
always @(posedge clk) begin always @(posedge clk) begin
@ -134,10 +136,13 @@ end
always @(posedge clk) begin always @(posedge clk) begin
if (resetn == 1'b0) begin if (resetn == 1'b0) begin
id <='h0; id <='h0;
addr_valid_d1 <= 1'b0;
end else begin end else begin
if ((addr_valid && addr_ready) || addr_valid_d1 <= addr_valid;
if (( addr_valid && ~addr_valid_d1) ||
(sync_id && id != request_id)) (sync_id && id != request_id))
id <= inc_id(id); id <= inc_id(id);
end end
end end