zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

zynq/zynqmp: create a 50MHz clock on the SPI clock outputs of the PS

main
Laszlo Nagy 2019-05-28 09:28:56 +01:00 committed by Laszlo Nagy
parent 70d7840c2b
commit 5986e87a1f
4 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
projects/common/zc702/zc702_system_constr.xdc
View File

@ -43,3 +43,6 @@ set_property -dict {PACKAGE_PIN H22 IOSTANDARD LVCMOS25} [get_ports gpio_bd[
set_property -dict {PACKAGE_PIN G22 IOSTANDARD LVCMOS25} [get_ports gpio_bd[6]] ; ## XADC_GPIO_2
set_property -dict {PACKAGE_PIN H18 IOSTANDARD LVCMOS25} [get_ports gpio_bd[7]] ; ## XADC_GPIO_3
# Define SPI clock
create_clock -name spi0_clk -period 20 [get_pins -hier */EMIOSPI0SCLKO]
create_clock -name spi1_clk -period 20 [get_pins -hier */EMIOSPI1SCLKO]

3
projects/common/zc706/zc706_system_constr.xdc
View File

@ -61,3 +61,6 @@ set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS15} [get_ports gpio_bd[
set_property -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS15} [get_ports gpio_bd[13]] ; ## XADC_GPIO_2
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS15} [get_ports gpio_bd[14]] ; ## XADC_GPIO_3
# Define SPI clock
create_clock -name spi0_clk -period 20 [get_pins -hier */EMIOSPI0SCLKO]
create_clock -name spi1_clk -period 20 [get_pins -hier */EMIOSPI1SCLKO]

3
projects/common/zcu102/zcu102_system_constr.xdc
View File

@ -25,3 +25,6 @@ set_property -dict {PACKAGE_PIN AH13 IOSTANDARD LVCMOS33} [get_ports gpio_bd_
set_property -dict {PACKAGE_PIN AH14 IOSTANDARD LVCMOS33} [get_ports gpio_bd_o[6]] ; ## GPIO_LED_6
set_property -dict {PACKAGE_PIN AL12 IOSTANDARD LVCMOS33} [get_ports gpio_bd_o[7]] ; ## GPIO_LED_7
# Define SPI clock
create_clock -name spi0_clk -period 20 [get_pins -hier */EMIOSPI0SCLKO]
create_clock -name spi1_clk -period 20 [get_pins -hier */EMIOSPI1SCLKO]

3
projects/common/zed/zed_system_constr.xdc
View File

@ -87,3 +87,6 @@ set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS25} [get_ports gpio_bd[
set_property -dict {PACKAGE_PIN G17 IOSTANDARD LVCMOS25} [get_ports gpio_bd[31]] ; ## OTG-RESETN
# Define SPI clock
create_clock -name spi0_clk -period 20 [get_pins -hier */EMIOSPI0SCLKO]
create_clock -name spi1_clk -period 20 [get_pins -hier */EMIOSPI1SCLKO]