zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util_fir_int: Update filter, as it's used with ad9361 in CMOS mode

main
Adrian Costina 2016-11-10 17:45:03 +02:00
parent 66098b7ae7
commit 64d1d54ec0
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
library/util_fir_int/util_fir_int_ip.tcl
View File

@ -5,7 +5,7 @@ adi_ip_create util_fir_int
set fir_interp [create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_interp]
set_property -dict [ list \
CONFIG.Clock_Frequency {128.8} \
CONFIG.Clock_Frequency {61.44} \
CONFIG.CoefficientSource {COE_File} \
CONFIG.Coefficient_File {../../../../coefile_int.coe} \
CONFIG.Coefficient_Fractional_Bits {0} \
@ -26,7 +26,7 @@ CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
CONFIG.Output_Width {16} \
CONFIG.Quantization {Integer_Coefficients} \
CONFIG.RateSpecification {Frequency_Specification} \
CONFIG.Sample_Frequency {8} \
CONFIG.Sample_Frequency {7.68} \
CONFIG.Zero_Pack_Factor {1} \
] [get_ips fir_interp]