zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

scripts/adi_board.tcl: Use div2 out clock from xcvr in case of GTH and 204C

main
Laszlo Nagy 2021-05-17 14:20:40 +01:00 committed by Laszlo Nagy
parent d743406ecd
commit 6637436c2e
1 changed files with 16 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
projects/scripts/adi_board.tcl
View File

@ -200,6 +200,8 @@ proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}
set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]] set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]] set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]] set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]] set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
@ -256,8 +258,18 @@ proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}
create_bd_port -dir I $m_sysref create_bd_port -dir I $m_sysref
create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
set use_2x_clk 0
if {$link_clk == {}} { if {$link_clk == {}} {
set link_clk ${u_xcvr}/${txrx}_out_clk_${index} # For 204C modes on GTH a 2x clock is required to drive the PCS
# In such case set the xcvr out clock to be the double of the lane rate/66(40)
# and use the secondary div2 clock output for the link clock
if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
set use_2x_clk 1
} else {
set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
}
set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"] set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
set create_rst_gen 1 set create_rst_gen 1
} else { } else {
@ -307,6 +319,9 @@ proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}
} }
ad_connect ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane} ad_connect ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
ad_connect ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane} ad_connect ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
if {$use_2x_clk == 1} {
ad_connect ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
}
if {$phys_lane != {}} { if {$phys_lane != {}} {
if {$jesd204_type == 0} { if {$jesd204_type == 0} {
ad_connect ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n} ad_connect ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}