axi_dmac: axi_register_slice: Remove reset "latch" from datapath
Move the datapath updates out of the else branch of the reset condition. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>main
parent
799d2384d8
commit
66e6c1cc21
|
@ -78,12 +78,15 @@ assign fwd_ready_s = ~fwd_valid | m_axi_ready;
|
|||
assign fwd_valid_s = fwd_valid;
|
||||
assign fwd_data_s = fwd_data;
|
||||
|
||||
always @(posedge clk) begin
|
||||
if (~fwd_valid | m_axi_ready)
|
||||
fwd_data <= bwd_data_s;
|
||||
end
|
||||
|
||||
always @(posedge clk) begin
|
||||
if (resetn == 1'b0) begin
|
||||
fwd_valid <= 1'b0;
|
||||
end else begin
|
||||
if (~fwd_valid | m_axi_ready)
|
||||
fwd_data <= bwd_data_s;
|
||||
if (bwd_valid_s)
|
||||
fwd_valid <= 1'b1;
|
||||
else if (m_axi_ready)
|
||||
|
@ -107,12 +110,15 @@ assign bwd_valid_s = ~bwd_ready | s_axi_valid;
|
|||
assign bwd_data_s = bwd_ready ? s_axi_data : bwd_data;
|
||||
assign bwd_ready_s = bwd_ready;
|
||||
|
||||
always @(posedge clk) begin
|
||||
if (bwd_ready)
|
||||
bwd_data <= s_axi_data;
|
||||
end
|
||||
|
||||
always @(posedge clk) begin
|
||||
if (resetn == 1'b0) begin
|
||||
bwd_ready <= 1'b1;
|
||||
end else begin
|
||||
if (bwd_ready)
|
||||
bwd_data <= s_axi_data;
|
||||
if (fwd_ready_s)
|
||||
bwd_ready <= 1'b1;
|
||||
else if (s_axi_valid)
|
||||
|
|
Loading…
Reference in New Issue