library: Update
Older Vivado versions where incorrectly inferring interfaces -axi_ad9361 -axi_ad9963 -axi_adc_decimate -axi_adc_trigger -axi_clkgen -axi_dac_interpolate -axi_hdmi_tx -axi_i2s_adi -axi_logic_analyzer -spi_enginemain
parent
76cec098d1
commit
74ad0d1e46
|
@ -81,11 +81,6 @@ set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.CMOS_OR_L
|
|||
[ipx::get_ports tx_frame_out -of_objects [ipx::current_core]] \
|
||||
[ipx::get_ports tx_data_out -of_objects [ipx::current_core]]
|
||||
|
||||
ipx::remove_bus_interface rst [ipx::current_core]
|
||||
ipx::remove_bus_interface clk [ipx::current_core]
|
||||
ipx::remove_bus_interface l_clk [ipx::current_core]
|
||||
ipx::remove_bus_interface delay_clk [ipx::current_core]
|
||||
|
||||
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
|
||||
-of_objects [ipx::current_core]]
|
||||
set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
|
||||
|
|
|
@ -43,10 +43,6 @@ set_property driver_value 0 [ipx::get_ports *dac_sync_in* -of_objects [ipx::curr
|
|||
set_property driver_value 0 [ipx::get_ports *dovf* -of_objects [ipx::current_core]]
|
||||
set_property driver_value 0 [ipx::get_ports *dunf* -of_objects [ipx::current_core]]
|
||||
|
||||
ipx::remove_bus_interface rst [ipx::current_core]
|
||||
ipx::remove_bus_interface clk [ipx::current_core]
|
||||
ipx::remove_bus_interface delay_clk [ipx::current_core]
|
||||
|
||||
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
|
||||
-of_objects [ipx::current_core]]
|
||||
set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
|
||||
|
|
|
@ -21,7 +21,6 @@ adi_ip_add_core_dependencies { \
|
|||
analog.com:user:util_cic:1.0 \
|
||||
}
|
||||
|
||||
ipx::remove_bus_interface {clk} [ipx::current_core]
|
||||
ipx::associate_bus_interfaces -busif s_axi -clock s_axi_aclk [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
|
|
@ -13,7 +13,6 @@ adi_ip_files axi_adc_trigger [list \
|
|||
|
||||
adi_ip_properties axi_adc_trigger
|
||||
|
||||
ipx::remove_bus_interface {clk} [ipx::current_core]
|
||||
ipx::associate_bus_interfaces -busif s_axi -clock s_axi_aclk [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
|
|
@ -16,7 +16,6 @@ adi_ip_files axi_clkgen [list \
|
|||
adi_ip_properties axi_clkgen
|
||||
adi_ip_bd axi_clkgen "bd/bd.tcl"
|
||||
|
||||
ipx::remove_bus_interface {clk} [ipx::current_core]
|
||||
ipx::associate_bus_interfaces -busif s_axi -clock s_axi_aclk [ipx::current_core]
|
||||
|
||||
ipx::infer_bus_interface clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
|
||||
|
|
|
@ -18,7 +18,6 @@ adi_ip_files axi_dac_interpolate [list \
|
|||
|
||||
adi_ip_properties axi_dac_interpolate
|
||||
|
||||
ipx::remove_bus_interface {clk} [ipx::current_core]
|
||||
ipx::associate_bus_interfaces -busif s_axi -clock s_axi_aclk [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
|
|
@ -29,8 +29,5 @@ adi_ip_files axi_hdmi_tx [list \
|
|||
|
||||
adi_ip_properties axi_hdmi_tx
|
||||
|
||||
ipx::remove_bus_interface hdmi_clk [ipx::current_core]
|
||||
ipx::remove_bus_interface hdmi_out_clk [ipx::current_core]
|
||||
ipx::remove_bus_interface vdma_clk [ipx::current_core]
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
||||
|
|
|
@ -102,11 +102,5 @@ ipx::associate_bus_interfaces -clock s_axi_aclk -reset s_axis_aresetn -clear [ip
|
|||
# Tie-off optional inputs to 0
|
||||
set_property driver_value 0 [ipx::get_ports -filter "direction==in && enablement_dependency!={}" -of_objects [ipx::current_core]]
|
||||
|
||||
# Incorrectly inferred interfaces
|
||||
ipx::remove_bus_interface dma_req_tx_rstn [ipx::current_core]
|
||||
ipx::remove_bus_interface dma_req_rx_rstn [ipx::current_core]
|
||||
ipx::remove_bus_interface dma_req_tx_aclk [ipx::current_core]
|
||||
ipx::remove_bus_interface dma_req_rx_aclk [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
||||
|
|
|
@ -16,7 +16,6 @@ adi_ip_files axi_logic_analyzer [list \
|
|||
|
||||
adi_ip_properties axi_logic_analyzer
|
||||
|
||||
ipx::remove_bus_interface {clk} [ipx::current_core]
|
||||
ipx::associate_bus_interfaces -busif s_axi -clock s_axi_aclk [ipx::current_core]
|
||||
|
||||
ipx::save_core [ipx::current_core]
|
||||
|
|
|
@ -11,10 +11,6 @@ adi_ip_files axi_spi_engine [list \
|
|||
]
|
||||
|
||||
adi_ip_properties axi_spi_engine
|
||||
# Remove auto inferred interfaces
|
||||
ipx::remove_bus_interface offload0_mem_signal_reset [ipx::current_core]
|
||||
ipx::remove_bus_interface spi_signal_clock [ipx::current_core]
|
||||
ipx::remove_bus_interface spi_signal_reset [ipx::current_core]
|
||||
|
||||
adi_ip_add_core_dependencies { \
|
||||
analog.com:user:util_axis_fifo:1.0 \
|
||||
|
|
Loading…
Reference in New Issue