zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

adxcvr- clock buffers are removed

main
Rejeesh Kutty 2016-07-08 13:56:46 -04:00
parent 20ac95b1ec
commit 7a03d44e4e
2 changed files with 0 additions and 36 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
library/util_adxcvr/util_adxcvr.v
View File

@ -1030,10 +1030,8 @@ module util_adxcvr (
parameter integer QPLL_FBDIV_RATIO = 1;
parameter integer RX_OUT_DIV = 1;
parameter integer RX_CLK25_DIV = 10;
parameter integer RX_CLKBUF_ENABLE = 0;
parameter integer TX_OUT_DIV = 1;
parameter integer TX_CLK25_DIV = 10;
parameter integer TX_CLKBUF_ENABLE = 0;
parameter [31:0] PMA_RSV = 32'h00018480;
parameter [72:0] RX_CDR_CFG = 72'h03000023ff20400020;
parameter [26:0] QPLL_CFG = 27'h06801C1;
@ -1112,10 +1110,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_0 (
@ -1211,10 +1207,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_1 (
@ -1310,10 +1304,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_2 (
@ -1409,10 +1401,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_3 (
@ -1540,10 +1530,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_4 (
@ -1639,10 +1627,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_5 (
@ -1738,10 +1724,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_6 (
@ -1837,10 +1821,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_7 (
@ -1968,10 +1950,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_8 (
@ -2067,10 +2047,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_9 (
@ -2166,10 +2144,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_10 (
@ -2265,10 +2241,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_11 (
@ -2396,10 +2370,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_12 (
@ -2495,10 +2467,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_13 (
@ -2594,10 +2564,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_14 (
@ -2693,10 +2661,8 @@ module util_adxcvr (
.CPLL_FBDIV (CPLL_FBDIV),
.RX_OUT_DIV (RX_OUT_DIV),
.RX_CLK25_DIV (RX_CLK25_DIV),
.RX_CLKBUF_ENABLE (RX_CLKBUF_ENABLE),
.TX_OUT_DIV (TX_OUT_DIV),
.TX_CLK25_DIV (TX_CLK25_DIV),
.TX_CLKBUF_ENABLE (TX_CLKBUF_ENABLE),
.PMA_RSV (PMA_RSV),
.RX_CDR_CFG (RX_CDR_CFG))
i_xch_15 (

2
library/util_adxcvr/util_adxcvr_xch.v
View File

@ -121,10 +121,8 @@ module util_adxcvr_xch (
parameter integer CPLL_FBDIV = 2;
parameter integer RX_OUT_DIV = 1;
parameter integer RX_CLK25_DIV = 10;
parameter integer RX_CLKBUF_ENABLE = 0;
parameter integer TX_OUT_DIV = 1;
parameter integer TX_CLK25_DIV = 10;
parameter integer TX_CLKBUF_ENABLE = 0;
parameter [31:0] PMA_RSV = 32'h00018480;
parameter [72:0] RX_CDR_CFG = 72'h03000023ff20400020;