zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

pmod_ad7175: Connect gain control pin 

Connect the gain control pin to GPIO32 of the ZYNQ.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2014-11-03 14:53:46 +01:00
parent 4eea04cc9d
commit 7ad9340992
3 changed files with 25 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
projects/pmods/ad7175_zed/system_bd.tcl
View File

@ -1,11 +1,11 @@
source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7 set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {33}] $sys_ps7
set_property -dict [list CONFIG.NUM_MI {9}] $axi_cpu_interconnect set_property -dict [list CONFIG.NUM_MI {9}] $axi_cpu_interconnect
set_property LEFT 31 [get_bd_ports GPIO_I] set_property LEFT 32 [get_bd_ports GPIO_I]
set_property LEFT 31 [get_bd_ports GPIO_O] set_property LEFT 32 [get_bd_ports GPIO_O]
set_property LEFT 31 [get_bd_ports GPIO_T] set_property LEFT 32 [get_bd_ports GPIO_T]
set adc_sdo_i [create_bd_port -dir I adc_sdo_i] set adc_sdo_i [create_bd_port -dir I adc_sdo_i]
set adc_sdi_o [create_bd_port -dir O adc_sdi_o] set adc_sdi_o [create_bd_port -dir O adc_sdi_o]
@ -94,4 +94,4 @@ connect_bd_net -net sys_100m_resetn [get_bd_pins axi_ad7175_dma_interconnect/S
create_bd_addr_seg -range 0x00010000 -offset 0x44A00000 $sys_addr_cntrl_space [get_bd_addr_segs axi_ad7175/s_axi/axi_lite] SEG_data_ad7175_core create_bd_addr_seg -range 0x00010000 -offset 0x44A00000 $sys_addr_cntrl_space [get_bd_addr_segs axi_ad7175/s_axi/axi_lite] SEG_data_ad7175_core
create_bd_addr_seg -range 0x00010000 -offset 0x44A30000 $sys_addr_cntrl_space [get_bd_addr_segs axi_ad7175_dma/s_axi/axi_lite] SEG_data_ad7175_dma create_bd_addr_seg -range 0x00010000 -offset 0x44A30000 $sys_addr_cntrl_space [get_bd_addr_segs axi_ad7175_dma/s_axi/axi_lite] SEG_data_ad7175_dma
create_bd_addr_seg -range $sys_mem_size -offset 0x00000000 [get_bd_addr_spaces axi_ad7175_dma/m_dest_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM] SEG_sys_ps7_hp2_ddr_lowocm create_bd_addr_seg -range $sys_mem_size -offset 0x00000000 [get_bd_addr_spaces axi_ad7175_dma/m_dest_axi] [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM] SEG_sys_ps7_hp2_ddr_lowocm

2
projects/pmods/ad7175_zed/system_constr.xdc
View File

@ -1,7 +1,7 @@
# PMOD JA # PMOD JA
#set_property -dict {PACKAGE_PIN Y11 IOSTANDARD LVCMOS33} [get_port gain_o]; set_property -dict {PACKAGE_PIN Y11 IOSTANDARD LVCMOS33} [get_port gain_o];
set_property -dict {PACKAGE_PIN AA11 IOSTANDARD LVCMOS33} [get_ports led_clk_o]; set_property -dict {PACKAGE_PIN AA11 IOSTANDARD LVCMOS33} [get_ports led_clk_o];
#set_property -dict {PACKAGE_PIN Y10 IOSTANDARD LVCMOS33} [get_ports ad_sync_nc]; #set_property -dict {PACKAGE_PIN Y10 IOSTANDARD LVCMOS33} [get_ports ad_sync_nc];
#set_property -dict {PACKAGE_PIN AA9 IOSTANDARD LVCMOS33} [get_ports ad_clkio_nc]; #set_property -dict {PACKAGE_PIN AA9 IOSTANDARD LVCMOS33} [get_ports ad_clkio_nc];

34
projects/pmods/ad7175_zed/system_top.v
View File

@ -90,6 +90,7 @@ module system_top (
adc_cs_o, adc_cs_o,
adc_sclk_o, adc_sclk_o,
led_clk_o, led_clk_o,
gain_o,
otg_vbusoc); otg_vbusoc);
@ -138,19 +139,20 @@ module system_top (
inout [ 1:0] iic_mux_scl; inout [ 1:0] iic_mux_scl;
inout [ 1:0] iic_mux_sda; inout [ 1:0] iic_mux_sda;
input adc_sdo_i; input adc_sdo_i;
output adc_sdi_o; output adc_sdi_o;
output adc_cs_o; output adc_cs_o;
output adc_sclk_o; output adc_sclk_o;
output led_clk_o; output led_clk_o;
output gain_o;
input otg_vbusoc; input otg_vbusoc;
// internal signals // internal signals
wire [31:0] gpio_i; wire [32:0] gpio_i;
wire [31:0] gpio_o; wire [32:0] gpio_o;
wire [31:0] gpio_t; wire [32:0] gpio_t;
wire [ 1:0] iic_mux_scl_i_s; wire [ 1:0] iic_mux_scl_i_s;
wire [ 1:0] iic_mux_scl_o_s; wire [ 1:0] iic_mux_scl_o_s;
wire iic_mux_scl_t_s; wire iic_mux_scl_t_s;
@ -176,6 +178,8 @@ module system_top (
end end
endgenerate endgenerate
assign gain_o = gpio_o[32];
IOBUF i_iic_mux_scl_0 (.I(iic_mux_scl_o_s[0]), .O(iic_mux_scl_i_s[0]), .T(iic_mux_scl_t_s), .IO(iic_mux_scl[0])); IOBUF i_iic_mux_scl_0 (.I(iic_mux_scl_o_s[0]), .O(iic_mux_scl_i_s[0]), .T(iic_mux_scl_t_s), .IO(iic_mux_scl[0]));
IOBUF i_iic_mux_scl_1 (.I(iic_mux_scl_o_s[1]), .O(iic_mux_scl_i_s[1]), .T(iic_mux_scl_t_s), .IO(iic_mux_scl[1])); IOBUF i_iic_mux_scl_1 (.I(iic_mux_scl_o_s[1]), .O(iic_mux_scl_i_s[1]), .T(iic_mux_scl_t_s), .IO(iic_mux_scl[1]));
IOBUF i_iic_mux_sda_0 (.I(iic_mux_sda_o_s[0]), .O(iic_mux_sda_i_s[0]), .T(iic_mux_sda_t_s), .IO(iic_mux_sda[0])); IOBUF i_iic_mux_sda_0 (.I(iic_mux_sda_o_s[0]), .O(iic_mux_sda_i_s[0]), .T(iic_mux_sda_t_s), .IO(iic_mux_sda[0]));
@ -224,16 +228,16 @@ module system_top (
.iic_mux_sda_I (iic_mux_sda_i_s), .iic_mux_sda_I (iic_mux_sda_i_s),
.iic_mux_sda_O (iic_mux_sda_o_s), .iic_mux_sda_O (iic_mux_sda_o_s),
.iic_mux_sda_T (iic_mux_sda_t_s), .iic_mux_sda_T (iic_mux_sda_t_s),
.adc_sdo_i (adc_sdo_i), .adc_sdo_i (adc_sdo_i),
.adc_sdi_o (adc_sdi_o), .adc_sdi_o (adc_sdi_o),
.adc_cs_o (adc_cs_o), .adc_cs_o (adc_cs_o),
.adc_sclk_o (adc_sclk_o), .adc_sclk_o (adc_sclk_o),
.led_clk_o (led_clk_o), .led_clk_o (led_clk_o),
.dma_data ({adc_data_3, adc_data_2, adc_data_1, adc_data_0}), .dma_data ({adc_data_3, adc_data_2, adc_data_1, adc_data_0}),
.adc_data_3(adc_data_3), .adc_data_3(adc_data_3),
.adc_data_2(adc_data_2), .adc_data_2(adc_data_2),
.adc_data_1(adc_data_1), .adc_data_1(adc_data_1),
.adc_data_0(adc_data_0), .adc_data_0(adc_data_0),
.otg_vbusoc (otg_vbusoc), .otg_vbusoc (otg_vbusoc),
.spdif (spdif)); .spdif (spdif));