library/scripts: Add SV support for Intel boards
Signed-off-by: Ionut Podgoreanu <ionut.podgoreanu@analog.com>main
parent
8b9175a80c
commit
7faefab1be
|
@ -361,10 +361,18 @@ proc ad_ip_addfile {pname pfile} {
|
|||
add_fileset_file $pmodule VERILOG PATH $pfile
|
||||
return
|
||||
}
|
||||
if {$ptype eq ".sv"} {
|
||||
add_fileset_file $pmodule SYSTEM_VERILOG PATH $pfile
|
||||
return
|
||||
}
|
||||
if {$ptype eq ".vh"} {
|
||||
add_fileset_file $pmodule VERILOG_INCLUDE PATH $pfile
|
||||
return
|
||||
}
|
||||
if {$ptype eq ".svh"} {
|
||||
add_fileset_file $pmodule SYSTEM_VERILOG_INCLUDE PATH $pfile
|
||||
return
|
||||
}
|
||||
if {$ptype eq ".sdc"} {
|
||||
add_fileset_file $pmodule SDC PATH $pfile
|
||||
return
|
||||
|
|
Loading…
Reference in New Issue