fmcjesdadc:A5gt, decreased destination bus width for DMAs to 256. Increased DMA FIFO to 32
With lower buswidth, if all 4 channels are captured some samples are lost With fifo size of 64, there are timing violations in the DMAC With this configuration, 65536 samples could be captured from all 4 channels with no sample lost Because of the DMAC destination bus is 256, the number of samples to be captured must be a multiple of 16, otherwise the system will freeze. This will be corrected in softwaremain
parent
43946a54a4
commit
816238bb6c
|
@ -123,7 +123,7 @@
|
||||||
}
|
}
|
||||||
datum sopceditor_expanded
|
datum sopceditor_expanded
|
||||||
{
|
{
|
||||||
value = "0";
|
value = "1";
|
||||||
type = "boolean";
|
type = "boolean";
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
@ -136,7 +136,7 @@
|
||||||
}
|
}
|
||||||
datum sopceditor_expanded
|
datum sopceditor_expanded
|
||||||
{
|
{
|
||||||
value = "0";
|
value = "1";
|
||||||
type = "boolean";
|
type = "boolean";
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
@ -624,6 +624,14 @@
|
||||||
type = "String";
|
type = "String";
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
element system_bd
|
||||||
|
{
|
||||||
|
datum _originalDeviceFamily
|
||||||
|
{
|
||||||
|
value = "Arria V";
|
||||||
|
type = "String";
|
||||||
|
}
|
||||||
|
}
|
||||||
element timer_1_ms
|
element timer_1_ms
|
||||||
{
|
{
|
||||||
datum _sortIndex
|
datum _sortIndex
|
||||||
|
@ -879,11 +887,12 @@
|
||||||
<parameter name="C_CLKS_ASYNC_REQ_SRC" value="1" />
|
<parameter name="C_CLKS_ASYNC_REQ_SRC" value="1" />
|
||||||
<parameter name="C_CLKS_ASYNC_SRC_DEST" value="1" />
|
<parameter name="C_CLKS_ASYNC_SRC_DEST" value="1" />
|
||||||
<parameter name="C_CYCLIC" value="0" />
|
<parameter name="C_CYCLIC" value="0" />
|
||||||
<parameter name="C_DMA_DATA_WIDTH_DEST" value="512" />
|
<parameter name="C_DMA_DATA_WIDTH_DEST" value="256" />
|
||||||
<parameter name="C_DMA_DATA_WIDTH_SRC" value="64" />
|
<parameter name="C_DMA_DATA_WIDTH_SRC" value="64" />
|
||||||
<parameter name="C_DMA_LENGTH_WIDTH" value="23" />
|
<parameter name="C_DMA_LENGTH_WIDTH" value="23" />
|
||||||
<parameter name="C_DMA_TYPE_DEST" value="0" />
|
<parameter name="C_DMA_TYPE_DEST" value="0" />
|
||||||
<parameter name="C_DMA_TYPE_SRC" value="2" />
|
<parameter name="C_DMA_TYPE_SRC" value="2" />
|
||||||
|
<parameter name="C_FIFO_SIZE" value="32" />
|
||||||
<parameter name="C_SYNC_TRANSFER_START" value="0" />
|
<parameter name="C_SYNC_TRANSFER_START" value="0" />
|
||||||
<parameter name="PCORE_ID" value="0" />
|
<parameter name="PCORE_ID" value="0" />
|
||||||
</module>
|
</module>
|
||||||
|
@ -895,16 +904,17 @@
|
||||||
<parameter name="C_CLKS_ASYNC_REQ_SRC" value="1" />
|
<parameter name="C_CLKS_ASYNC_REQ_SRC" value="1" />
|
||||||
<parameter name="C_CLKS_ASYNC_SRC_DEST" value="1" />
|
<parameter name="C_CLKS_ASYNC_SRC_DEST" value="1" />
|
||||||
<parameter name="C_CYCLIC" value="0" />
|
<parameter name="C_CYCLIC" value="0" />
|
||||||
<parameter name="C_DMA_DATA_WIDTH_DEST" value="512" />
|
<parameter name="C_DMA_DATA_WIDTH_DEST" value="256" />
|
||||||
<parameter name="C_DMA_DATA_WIDTH_SRC" value="64" />
|
<parameter name="C_DMA_DATA_WIDTH_SRC" value="64" />
|
||||||
<parameter name="C_DMA_LENGTH_WIDTH" value="23" />
|
<parameter name="C_DMA_LENGTH_WIDTH" value="23" />
|
||||||
<parameter name="C_DMA_TYPE_DEST" value="0" />
|
<parameter name="C_DMA_TYPE_DEST" value="0" />
|
||||||
<parameter name="C_DMA_TYPE_SRC" value="2" />
|
<parameter name="C_DMA_TYPE_SRC" value="2" />
|
||||||
|
<parameter name="C_FIFO_SIZE" value="32" />
|
||||||
<parameter name="C_SYNC_TRANSFER_START" value="0" />
|
<parameter name="C_SYNC_TRANSFER_START" value="0" />
|
||||||
<parameter name="PCORE_ID" value="0" />
|
<parameter name="PCORE_ID" value="0" />
|
||||||
</module>
|
</module>
|
||||||
<module name="sys_clk" kind="clock_source" version="15.0" enabled="1">
|
<module name="sys_clk" kind="clock_source" version="15.0" enabled="1">
|
||||||
<parameter name="clockFrequency" value="50000000" />
|
<parameter name="clockFrequency" value="100000000" />
|
||||||
<parameter name="clockFrequencyKnown" value="true" />
|
<parameter name="clockFrequencyKnown" value="true" />
|
||||||
<parameter name="inputClockFrequency" value="0" />
|
<parameter name="inputClockFrequency" value="0" />
|
||||||
<parameter name="resetSynchronousEdges" value="NONE" />
|
<parameter name="resetSynchronousEdges" value="NONE" />
|
||||||
|
@ -1459,7 +1469,7 @@
|
||||||
<parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
|
<parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
|
||||||
<parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="" />
|
<parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="" />
|
||||||
<parameter name="AUTO_MM_WRITE_ADDRESS_MAP"><![CDATA[<address-map><slave name='sys_ddr3_cntrl.avl' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
<parameter name="AUTO_MM_WRITE_ADDRESS_MAP"><![CDATA[<address-map><slave name='sys_ddr3_cntrl.avl' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
||||||
<parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH">com.altera.entityinterfaces.moduleext.AddressWidthType@68cd7841</parameter>
|
<parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH">com.altera.entityinterfaces.moduleext.AddressWidthType@3ee88d12</parameter>
|
||||||
<parameter name="BURST_ENABLE" value="1" />
|
<parameter name="BURST_ENABLE" value="1" />
|
||||||
<parameter name="BURST_WRAPPING_SUPPORT" value="0" />
|
<parameter name="BURST_WRAPPING_SUPPORT" value="0" />
|
||||||
<parameter name="CHANNEL_ENABLE" value="0" />
|
<parameter name="CHANNEL_ENABLE" value="0" />
|
||||||
|
@ -1489,7 +1499,7 @@
|
||||||
<parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
|
<parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
|
||||||
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="3_H3" />
|
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="3_H3" />
|
||||||
<parameter name="AUTO_MM_READ_ADDRESS_MAP"><![CDATA[<address-map><slave name='sys_ddr3_cntrl.avl' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
<parameter name="AUTO_MM_READ_ADDRESS_MAP"><![CDATA[<address-map><slave name='sys_ddr3_cntrl.avl' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
||||||
<parameter name="AUTO_MM_READ_ADDRESS_WIDTH">com.altera.entityinterfaces.moduleext.AddressWidthType@38d2c6c5</parameter>
|
<parameter name="AUTO_MM_READ_ADDRESS_WIDTH">com.altera.entityinterfaces.moduleext.AddressWidthType@5ff04458</parameter>
|
||||||
<parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
|
<parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
|
||||||
<parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="" />
|
<parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="" />
|
||||||
<parameter name="BURST_ENABLE" value="1" />
|
<parameter name="BURST_ENABLE" value="1" />
|
||||||
|
@ -2427,7 +2437,7 @@
|
||||||
version="15.0"
|
version="15.0"
|
||||||
start="axi_dmac_1.m_dest_axi"
|
start="axi_dmac_1.m_dest_axi"
|
||||||
end="sys_ddr3_cntrl.avl">
|
end="sys_ddr3_cntrl.avl">
|
||||||
<parameter name="arbitrationPriority" value="1" />
|
<parameter name="arbitrationPriority" value="4" />
|
||||||
<parameter name="baseAddress" value="0x0000" />
|
<parameter name="baseAddress" value="0x0000" />
|
||||||
<parameter name="defaultConnection" value="false" />
|
<parameter name="defaultConnection" value="false" />
|
||||||
</connection>
|
</connection>
|
||||||
|
@ -2436,7 +2446,7 @@
|
||||||
version="15.0"
|
version="15.0"
|
||||||
start="axi_dmac_0.m_dest_axi"
|
start="axi_dmac_0.m_dest_axi"
|
||||||
end="sys_ddr3_cntrl.avl">
|
end="sys_ddr3_cntrl.avl">
|
||||||
<parameter name="arbitrationPriority" value="1" />
|
<parameter name="arbitrationPriority" value="4" />
|
||||||
<parameter name="baseAddress" value="0x0000" />
|
<parameter name="baseAddress" value="0x0000" />
|
||||||
<parameter name="defaultConnection" value="false" />
|
<parameter name="defaultConnection" value="false" />
|
||||||
</connection>
|
</connection>
|
||||||
|
|
Loading…
Reference in New Issue