parent
54c2cf7d12
commit
843c2565f7
|
@ -348,10 +348,12 @@ module up_tdd_cntrl #(
|
|||
|
||||
// rf tdd control signal CDC
|
||||
|
||||
up_xfer_cntrl #(.DATA_WIDTH(15)) i_xfer_tdd_control (
|
||||
up_xfer_cntrl #(.DATA_WIDTH(63)) i_xfer_tdd_control (
|
||||
.up_rstn(up_rstn),
|
||||
.up_clk(up_clk),
|
||||
.up_data_cntrl({up_tdd_enable,
|
||||
.up_data_cntrl({up_tdd_counter_init,
|
||||
up_tdd_frame_length,
|
||||
up_tdd_enable,
|
||||
up_tdd_secondary,
|
||||
up_tdd_rx_only,
|
||||
up_tdd_tx_only,
|
||||
|
@ -363,7 +365,9 @@ module up_tdd_cntrl #(
|
|||
.up_xfer_done(),
|
||||
.d_rst(rst),
|
||||
.d_clk(clk),
|
||||
.d_data_cntrl({tdd_enable,
|
||||
.d_data_cntrl({tdd_counter_init,
|
||||
tdd_frame_length,
|
||||
tdd_enable,
|
||||
tdd_secondary,
|
||||
tdd_rx_only,
|
||||
tdd_tx_only,
|
||||
|
@ -373,63 +377,94 @@ module up_tdd_cntrl #(
|
|||
tdd_terminal_type
|
||||
}));
|
||||
|
||||
up_xfer_cntrl #(.DATA_WIDTH(624)) i_xfer_tdd_counter_values (
|
||||
up_xfer_cntrl #(.DATA_WIDTH(144)) i_xfer_tdd_counter_values_rx_1 (
|
||||
.up_rstn(up_rstn),
|
||||
.up_clk(up_clk),
|
||||
.up_data_cntrl({up_tdd_counter_init,
|
||||
up_tdd_frame_length,
|
||||
.up_data_cntrl({
|
||||
up_tdd_vco_rx_on_1,
|
||||
up_tdd_vco_rx_off_1,
|
||||
up_tdd_vco_tx_on_1,
|
||||
up_tdd_vco_tx_off_1,
|
||||
up_tdd_rx_on_1,
|
||||
up_tdd_rx_off_1,
|
||||
up_tdd_rx_dp_on_1,
|
||||
up_tdd_rx_dp_off_1
|
||||
}),
|
||||
.up_xfer_done(),
|
||||
.d_rst(rst),
|
||||
.d_clk(clk),
|
||||
.d_data_cntrl({
|
||||
tdd_vco_rx_on_1,
|
||||
tdd_vco_rx_off_1,
|
||||
tdd_rx_on_1,
|
||||
tdd_rx_off_1,
|
||||
tdd_rx_dp_on_1,
|
||||
tdd_rx_dp_off_1
|
||||
}));
|
||||
|
||||
up_xfer_cntrl #(.DATA_WIDTH(144)) i_xfer_tdd_counter_values_tx_1 (
|
||||
.up_rstn(up_rstn),
|
||||
.up_clk(up_clk),
|
||||
.up_data_cntrl({
|
||||
up_tdd_vco_tx_on_1,
|
||||
up_tdd_vco_tx_off_1,
|
||||
up_tdd_tx_on_1,
|
||||
up_tdd_tx_off_1,
|
||||
up_tdd_rx_dp_on_1,
|
||||
up_tdd_rx_dp_off_1,
|
||||
up_tdd_tx_dp_on_1,
|
||||
up_tdd_tx_dp_off_1,
|
||||
up_tdd_tx_dp_off_1
|
||||
}),
|
||||
.up_xfer_done(),
|
||||
.d_rst(rst),
|
||||
.d_clk(clk),
|
||||
.d_data_cntrl({
|
||||
tdd_vco_tx_on_1,
|
||||
tdd_vco_tx_off_1,
|
||||
tdd_tx_on_1,
|
||||
tdd_tx_off_1,
|
||||
tdd_tx_dp_on_1,
|
||||
tdd_tx_dp_off_1
|
||||
}));
|
||||
|
||||
up_xfer_cntrl #(.DATA_WIDTH(144)) i_xfer_tdd_counter_values_rx_2 (
|
||||
.up_rstn(up_rstn),
|
||||
.up_clk(up_clk),
|
||||
.up_data_cntrl({
|
||||
up_tdd_vco_rx_on_2,
|
||||
up_tdd_vco_rx_off_2,
|
||||
up_tdd_vco_tx_on_2,
|
||||
up_tdd_vco_tx_off_2,
|
||||
up_tdd_rx_on_2,
|
||||
up_tdd_rx_off_2,
|
||||
up_tdd_rx_dp_on_2,
|
||||
up_tdd_rx_dp_off_2
|
||||
}),
|
||||
.up_xfer_done(),
|
||||
.d_rst(rst),
|
||||
.d_clk(clk),
|
||||
.d_data_cntrl({
|
||||
tdd_vco_rx_on_2,
|
||||
tdd_vco_rx_off_2,
|
||||
tdd_rx_on_2,
|
||||
tdd_rx_off_2,
|
||||
tdd_rx_dp_on_2,
|
||||
tdd_rx_dp_off_2
|
||||
}));
|
||||
|
||||
up_xfer_cntrl #(.DATA_WIDTH(144)) i_xfer_tdd_counter_values_tx_2 (
|
||||
.up_rstn(up_rstn),
|
||||
.up_clk(up_clk),
|
||||
.up_data_cntrl({
|
||||
up_tdd_vco_tx_on_2,
|
||||
up_tdd_vco_tx_off_2,
|
||||
up_tdd_tx_on_2,
|
||||
up_tdd_tx_off_2,
|
||||
up_tdd_rx_dp_on_2,
|
||||
up_tdd_rx_dp_off_2,
|
||||
up_tdd_tx_dp_on_2,
|
||||
up_tdd_tx_dp_off_2
|
||||
}),
|
||||
.up_xfer_done(),
|
||||
.d_rst(rst),
|
||||
.d_clk(clk),
|
||||
.d_data_cntrl({tdd_counter_init,
|
||||
tdd_frame_length,
|
||||
tdd_vco_rx_on_1,
|
||||
tdd_vco_rx_off_1,
|
||||
tdd_vco_tx_on_1,
|
||||
tdd_vco_tx_off_1,
|
||||
tdd_rx_on_1,
|
||||
tdd_rx_off_1,
|
||||
tdd_tx_on_1,
|
||||
tdd_tx_off_1,
|
||||
tdd_rx_dp_on_1,
|
||||
tdd_rx_dp_off_1,
|
||||
tdd_tx_dp_on_1,
|
||||
tdd_tx_dp_off_1,
|
||||
tdd_vco_rx_on_2,
|
||||
tdd_vco_rx_off_2,
|
||||
.d_data_cntrl({
|
||||
tdd_vco_tx_on_2,
|
||||
tdd_vco_tx_off_2,
|
||||
tdd_rx_on_2,
|
||||
tdd_rx_off_2,
|
||||
tdd_tx_on_2,
|
||||
tdd_tx_off_2,
|
||||
tdd_rx_dp_on_2,
|
||||
tdd_rx_dp_off_2,
|
||||
tdd_tx_dp_on_2,
|
||||
tdd_tx_dp_off_2
|
||||
}));
|
||||
|
|
Loading…
Reference in New Issue