axi_adcvr: Add initial value for reg port definition
parent
8996044978
commit
845c369c6b
|
@ -87,7 +87,6 @@ module axi_adxcvr_up #(
|
||||||
|
|
||||||
output [ 7:0] up_es_sel,
|
output [ 7:0] up_es_sel,
|
||||||
output up_es_req,
|
output up_es_req,
|
||||||
output reg [15:0] up_es_reset,
|
|
||||||
input up_es_ack,
|
input up_es_ack,
|
||||||
output [ 4:0] up_es_pscale,
|
output [ 4:0] up_es_pscale,
|
||||||
output [ 1:0] up_es_vrange,
|
output [ 1:0] up_es_vrange,
|
||||||
|
@ -99,6 +98,7 @@ module axi_adxcvr_up #(
|
||||||
output [11:0] up_es_hstep,
|
output [11:0] up_es_hstep,
|
||||||
output [31:0] up_es_saddr,
|
output [31:0] up_es_saddr,
|
||||||
input up_es_status,
|
input up_es_status,
|
||||||
|
output reg [15:0] up_es_reset = 'h0,
|
||||||
|
|
||||||
// status
|
// status
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue