sdrstk- updates
Rejeesh Kutty
parent
67bf8f8e78
commit
8582517712
|
|
@ -1,4 +1,269 @@
|
||||||
|
# create board design
|
||||||
|
# default ports
|
||||||
|
|
||||||
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
|
||||||
|
create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
|
||||||
|
|
||||||
|
create_bd_port -dir O spi0_csn_2_o
|
||||||
|
create_bd_port -dir O spi0_csn_1_o
|
||||||
|
create_bd_port -dir O spi0_csn_0_o
|
||||||
|
create_bd_port -dir I spi0_csn_i
|
||||||
|
create_bd_port -dir I spi0_clk_i
|
||||||
|
create_bd_port -dir O spi0_clk_o
|
||||||
|
create_bd_port -dir I spi0_sdo_i
|
||||||
|
create_bd_port -dir O spi0_sdo_o
|
||||||
|
create_bd_port -dir I spi0_sdi_i
|
||||||
|
|
||||||
|
create_bd_port -dir I -from 16 -to 0 gpio_i
|
||||||
|
create_bd_port -dir O -from 16 -to 0 gpio_o
|
||||||
|
create_bd_port -dir O -from 16 -to 0 gpio_t
|
||||||
|
|
||||||
|
# interrupts
|
||||||
|
|
||||||
|
create_bd_port -dir I -type intr ps_intr_00
|
||||||
|
create_bd_port -dir I -type intr ps_intr_01
|
||||||
|
create_bd_port -dir I -type intr ps_intr_02
|
||||||
|
create_bd_port -dir I -type intr ps_intr_03
|
||||||
|
create_bd_port -dir I -type intr ps_intr_04
|
||||||
|
create_bd_port -dir I -type intr ps_intr_05
|
||||||
|
create_bd_port -dir I -type intr ps_intr_06
|
||||||
|
create_bd_port -dir I -type intr ps_intr_07
|
||||||
|
create_bd_port -dir I -type intr ps_intr_08
|
||||||
|
create_bd_port -dir I -type intr ps_intr_09
|
||||||
|
create_bd_port -dir I -type intr ps_intr_10
|
||||||
|
create_bd_port -dir I -type intr ps_intr_11
|
||||||
|
create_bd_port -dir I -type intr ps_intr_12
|
||||||
|
create_bd_port -dir I -type intr ps_intr_13
|
||||||
|
create_bd_port -dir I -type intr ps_intr_14
|
||||||
|
create_bd_port -dir I -type intr ps_intr_15
|
||||||
|
|
||||||
|
# instance: sys_ps7
|
||||||
|
|
||||||
|
set sys_ps7 [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 sys_ps7]
|
||||||
|
|
||||||
|
# ps7 settings
|
||||||
|
|
||||||
|
set_property -dict [list CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_PACKAGE_NAME {clg225}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {17}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UART1_UART1_IO {MIO 12 .. 13}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_SPI0_SPI0_IO {EMIO}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USB0_RESET_IO {MIO 52}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_USB0_RESET_ENABLE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_IRQ_F2P_MODE {REVERSE}] $sys_ps7
|
||||||
|
|
||||||
|
# DDR MT41K256M16 HA-125 (32M, 16bit, 8banks)
|
||||||
|
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.066}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.029}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.017}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.038}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.301}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.330}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.314}] $sys_ps7
|
||||||
|
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.333}] $sys_ps7
|
||||||
|
|
||||||
|
set sys_concat_intc [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 sys_concat_intc]
|
||||||
|
set_property -dict [list CONFIG.NUM_PORTS {16}] $sys_concat_intc
|
||||||
|
|
||||||
|
set sys_rstgen [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen]
|
||||||
|
set_property -dict [list CONFIG.C_EXT_RST_WIDTH {1}] $sys_rstgen
|
||||||
|
|
||||||
|
# system reset/clock definitions
|
||||||
|
|
||||||
|
ad_connect sys_cpu_clk sys_ps7/FCLK_CLK0
|
||||||
|
ad_connect sys_200m_clk sys_ps7/FCLK_CLK1
|
||||||
|
ad_connect sys_cpu_reset sys_rstgen/peripheral_reset
|
||||||
|
ad_connect sys_cpu_resetn sys_rstgen/peripheral_aresetn
|
||||||
|
ad_connect sys_cpu_clk sys_rstgen/slowest_sync_clk
|
||||||
|
ad_connect sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
|
||||||
|
|
||||||
|
# interface connections
|
||||||
|
|
||||||
|
ad_connect ddr sys_ps7/DDR
|
||||||
|
ad_connect gpio_i sys_ps7/GPIO_I
|
||||||
|
ad_connect gpio_o sys_ps7/GPIO_O
|
||||||
|
ad_connect gpio_t sys_ps7/GPIO_T
|
||||||
|
ad_connect fixed_io sys_ps7/FIXED_IO
|
||||||
|
|
||||||
|
# spi connections
|
||||||
|
|
||||||
|
ad_connect spi0_csn_2_o sys_ps7/SPI0_SS2_O
|
||||||
|
ad_connect spi0_csn_1_o sys_ps7/SPI0_SS1_O
|
||||||
|
ad_connect spi0_csn_0_o sys_ps7/SPI0_SS_O
|
||||||
|
ad_connect spi0_csn_i sys_ps7/SPI0_SS_I
|
||||||
|
ad_connect spi0_clk_i sys_ps7/SPI0_SCLK_I
|
||||||
|
ad_connect spi0_clk_o sys_ps7/SPI0_SCLK_O
|
||||||
|
ad_connect spi0_sdo_i sys_ps7/SPI0_MOSI_I
|
||||||
|
ad_connect spi0_sdo_o sys_ps7/SPI0_MOSI_O
|
||||||
|
ad_connect spi0_sdi_i sys_ps7/SPI0_MISO_I
|
||||||
|
|
||||||
|
# interrupts
|
||||||
|
|
||||||
|
ad_connect sys_concat_intc/dout sys_ps7/IRQ_F2P
|
||||||
|
ad_connect sys_concat_intc/In15 ps_intr_15
|
||||||
|
ad_connect sys_concat_intc/In14 ps_intr_14
|
||||||
|
ad_connect sys_concat_intc/In13 ps_intr_13
|
||||||
|
ad_connect sys_concat_intc/In12 ps_intr_12
|
||||||
|
ad_connect sys_concat_intc/In11 ps_intr_11
|
||||||
|
ad_connect sys_concat_intc/In10 ps_intr_10
|
||||||
|
ad_connect sys_concat_intc/In9 ps_intr_09
|
||||||
|
ad_connect sys_concat_intc/In8 ps_intr_08
|
||||||
|
ad_connect sys_concat_intc/In7 ps_intr_07
|
||||||
|
ad_connect sys_concat_intc/In6 ps_intr_06
|
||||||
|
ad_connect sys_concat_intc/In5 ps_intr_05
|
||||||
|
ad_connect sys_concat_intc/In4 ps_intr_04
|
||||||
|
ad_connect sys_concat_intc/In3 ps_intr_03
|
||||||
|
ad_connect sys_concat_intc/In2 ps_intr_02
|
||||||
|
ad_connect sys_concat_intc/In1 ps_intr_01
|
||||||
|
ad_connect sys_concat_intc/In0 ps_intr_00
|
||||||
|
|
||||||
|
# iic
|
||||||
|
|
||||||
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
|
||||||
|
|
||||||
|
set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
|
||||||
|
|
||||||
|
ad_connect iic_main axi_iic_main/iic
|
||||||
|
ad_cpu_interconnect 0x41600000 axi_iic_main
|
||||||
|
ad_cpu_interrupt ps-15 mb-15 axi_iic_main/iic2intc_irpt
|
||||||
|
|
||||||
|
# ad9361
|
||||||
|
|
||||||
|
create_bd_port -dir I rx_clk_in
|
||||||
|
create_bd_port -dir I rx_frame_in
|
||||||
|
create_bd_port -dir I -from 11 -to 0 rx_data_in
|
||||||
|
|
||||||
|
create_bd_port -dir O tx_clk_out
|
||||||
|
create_bd_port -dir O tx_frame_out
|
||||||
|
create_bd_port -dir O -from 11 -to 0 tx_data_out
|
||||||
|
|
||||||
|
create_bd_port -dir O enable
|
||||||
|
create_bd_port -dir O txnrx
|
||||||
|
create_bd_port -dir I up_enable
|
||||||
|
create_bd_port -dir I up_txnrx
|
||||||
|
|
||||||
|
# ad9361 core(s)
|
||||||
|
|
||||||
|
set axi_ad9361 [create_bd_cell -type ip -vlnv analog.com:user:axi_ad9361:1.0 axi_ad9361]
|
||||||
|
set_property -dict [list CONFIG.ID {0}] $axi_ad9361
|
||||||
|
set_property -dict [list CONFIG.CMOS_OR_LVDS_N {1}] $axi_ad9361
|
||||||
|
|
||||||
|
set axi_ad9361_dac_dma [create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9361_dac_dma]
|
||||||
|
set_property -dict [list CONFIG.DMA_TYPE_SRC {0}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_TYPE_DEST {2}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.CYCLIC {1}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.SYNC_TRANSFER_START {0}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.AXI_SLICE_SRC {0}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.AXI_SLICE_DEST {1}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_2D_TRANSFER {0}] $axi_ad9361_dac_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_DATA_WIDTH_DEST {32}] $axi_ad9361_dac_dma
|
||||||
|
|
||||||
|
set util_ad9361_dac_upack [create_bd_cell -type ip -vlnv analog.com:user:util_upack:1.0 util_ad9361_dac_upack]
|
||||||
|
set_property -dict [list CONFIG.NUM_OF_CHANNELS {2}] $util_ad9361_dac_upack
|
||||||
|
set_property -dict [list CONFIG.CHANNEL_DATA_WIDTH {16}] $util_ad9361_dac_upack
|
||||||
|
|
||||||
|
set axi_ad9361_adc_dma [create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9361_adc_dma]
|
||||||
|
set_property -dict [list CONFIG.DMA_TYPE_SRC {2}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_TYPE_DEST {0}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.CYCLIC {0}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.SYNC_TRANSFER_START {1}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.AXI_SLICE_SRC {0}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.AXI_SLICE_DEST {0}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_2D_TRANSFER {0}] $axi_ad9361_adc_dma
|
||||||
|
set_property -dict [list CONFIG.DMA_DATA_WIDTH_SRC {32}] $axi_ad9361_adc_dma
|
||||||
|
|
||||||
|
set util_ad9361_adc_pack [create_bd_cell -type ip -vlnv analog.com:user:util_cpack:1.0 util_ad9361_adc_pack]
|
||||||
|
set_property -dict [list CONFIG.NUM_OF_CHANNELS {2}] $util_ad9361_adc_pack
|
||||||
|
set_property -dict [list CONFIG.CHANNEL_DATA_WIDTH {16}] $util_ad9361_adc_pack
|
||||||
|
|
||||||
|
# connections
|
||||||
|
|
||||||
|
ad_connect rx_clk_in axi_ad9361/rx_clk_in
|
||||||
|
ad_connect rx_frame_in axi_ad9361/rx_frame_in
|
||||||
|
ad_connect rx_data_in axi_ad9361/rx_data_in
|
||||||
|
ad_connect tx_clk_out axi_ad9361/tx_clk_out
|
||||||
|
ad_connect tx_frame_out axi_ad9361/tx_frame_out
|
||||||
|
ad_connect tx_data_out axi_ad9361/tx_data_out
|
||||||
|
ad_connect enable axi_ad9361/enable
|
||||||
|
ad_connect txnrx axi_ad9361/txnrx
|
||||||
|
ad_connect up_enable axi_ad9361/up_enable
|
||||||
|
ad_connect up_txnrx axi_ad9361/up_txnrx
|
||||||
|
|
||||||
|
ad_connect axi_ad9361/tdd_sync GND
|
||||||
|
ad_connect sys_200m_clk axi_ad9361/delay_clk
|
||||||
|
ad_connect axi_ad9361/l_clk axi_ad9361/clk
|
||||||
|
|
||||||
|
ad_connect axi_ad9361/l_clk util_ad9361_adc_pack/adc_clk
|
||||||
|
ad_connect axi_ad9361/rst util_ad9361_adc_pack/adc_rst
|
||||||
|
ad_connect axi_ad9361/adc_enable_i0 util_ad9361_adc_pack/adc_enable_0
|
||||||
|
ad_connect axi_ad9361/adc_valid_i0 util_ad9361_adc_pack/adc_valid_0
|
||||||
|
ad_connect axi_ad9361/adc_data_i0 util_ad9361_adc_pack/adc_data_0
|
||||||
|
ad_connect axi_ad9361/adc_enable_q0 util_ad9361_adc_pack/adc_enable_1
|
||||||
|
ad_connect axi_ad9361/adc_valid_q0 util_ad9361_adc_pack/adc_valid_1
|
||||||
|
ad_connect axi_ad9361/adc_data_q0 util_ad9361_adc_pack/adc_data_1
|
||||||
|
ad_connect axi_ad9361/l_clk axi_ad9361_adc_dma/fifo_wr_clk
|
||||||
|
ad_connect util_ad9361_adc_pack/adc_valid axi_ad9361_adc_dma/fifo_wr_en
|
||||||
|
ad_connect util_ad9361_adc_pack/adc_sync axi_ad9361_adc_dma/fifo_wr_sync
|
||||||
|
ad_connect util_ad9361_adc_pack/adc_data axi_ad9361_adc_dma/fifo_wr_din
|
||||||
|
ad_connect axi_ad9361_adc_dma/fifo_wr_overflow axi_ad9361/adc_dovf
|
||||||
|
ad_connect axi_ad9361/l_clk util_ad9361_dac_upack/dac_clk
|
||||||
|
ad_connect axi_ad9361/dac_enable_i0 util_ad9361_dac_upack/dac_enable_0
|
||||||
|
ad_connect axi_ad9361/dac_valid_i0 util_ad9361_dac_upack/dac_valid_0
|
||||||
|
ad_connect util_ad9361_dac_upack/dac_data_0 axi_ad9361/dac_data_i0
|
||||||
|
ad_connect axi_ad9361/dac_enable_q0 util_ad9361_dac_upack/dac_enable_1
|
||||||
|
ad_connect axi_ad9361/dac_valid_q0 util_ad9361_dac_upack/dac_valid_1
|
||||||
|
ad_connect util_ad9361_dac_upack/dac_data_1 axi_ad9361/dac_data_q0
|
||||||
|
ad_connect axi_ad9361/l_clk axi_ad9361_dac_dma/fifo_rd_clk
|
||||||
|
ad_connect util_ad9361_dac_upack/dac_valid axi_ad9361_dac_dma/fifo_rd_en
|
||||||
|
ad_connect axi_ad9361_dac_dma/fifo_rd_dout util_ad9361_dac_upack/dac_data
|
||||||
|
ad_connect axi_ad9361_dac_dma/fifo_rd_underflow axi_ad9361/dac_dunf
|
||||||
|
ad_connect axi_ad9361/dac_data_i1 GND
|
||||||
|
ad_connect axi_ad9361/dac_data_q1 GND
|
||||||
|
|
||||||
|
# interconnects
|
||||||
|
|
||||||
|
ad_cpu_interconnect 0x79020000 axi_ad9361
|
||||||
|
ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
|
||||||
|
ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
|
||||||
|
ad_mem_hp1_interconnect sys_cpu_clk sys_ps7/S_AXI_HP1
|
||||||
|
ad_mem_hp1_interconnect sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi
|
||||||
|
ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
|
||||||
|
ad_mem_hp2_interconnect sys_cpu_clk axi_ad9361_dac_dma/m_src_axi
|
||||||
|
ad_connect sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
|
||||||
|
ad_connect sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
|
||||||
|
|
||||||
|
# interrupts
|
||||||
|
|
||||||
|
ad_cpu_interrupt ps-13 mb-13 axi_ad9361_adc_dma/irq
|
||||||
|
ad_cpu_interrupt ps-12 mb-12 axi_ad9361_dac_dma/irq
|
||||||
|
|
||||||
source $ad_hdl_dir/projects/common/pzsdr/pzsdr_system_bd.tcl
|
|
||||||
source ../common/ccbrk_bd.tcl
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -1,258 +1,67 @@
|
||||||
|
# constraints
|
||||||
|
# ad9361
|
||||||
|
|
||||||
## constraints
|
set_property -dict {PACKAGE_PIN L12 IOSTANDARD LVCMOS18 } [get_ports rx_clk_in]
|
||||||
## loopback
|
set_property -dict {PACKAGE_PIN N13 IOSTANDARD LVCMOS18 } [get_ports rx_frame_in]
|
||||||
## p4
|
set_property -dict {PACKAGE_PIN H14 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[0]]
|
||||||
|
set_property -dict {PACKAGE_PIN J13 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[1]]
|
||||||
|
set_property -dict {PACKAGE_PIN G14 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[2]]
|
||||||
|
set_property -dict {PACKAGE_PIN H13 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[3]]
|
||||||
|
set_property -dict {PACKAGE_PIN G12 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[4]]
|
||||||
|
set_property -dict {PACKAGE_PIN H12 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[5]]
|
||||||
|
set_property -dict {PACKAGE_PIN G11 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[6]]
|
||||||
|
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[7]]
|
||||||
|
set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[8]]
|
||||||
|
set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[9]]
|
||||||
|
set_property -dict {PACKAGE_PIN H11 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[10]]
|
||||||
|
set_property -dict {PACKAGE_PIN J11 IOSTANDARD LVCMOS18 } [get_ports rx_data_in[11]]
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS18} [get_ports gp_out[0]] ; ## IO_L2P_T0_33
|
set_property -dict {PACKAGE_PIN P10 IOSTANDARD LVCMOS18} [get_ports tx_clk_out]
|
||||||
set_property -dict {PACKAGE_PIN G4 IOSTANDARD LVCMOS18} [get_ports gp_in[0]] ; ## IO_L1P_T0_33
|
set_property -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS18} [get_ports tx_frame_out]
|
||||||
set_property -dict {PACKAGE_PIN D3 IOSTANDARD LVCMOS18} [get_ports gp_out[1]] ; ## IO_L2N_T0_33
|
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS18} [get_ports tx_data_out[0]]
|
||||||
set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS18} [get_ports gp_in[1]] ; ## IO_L1N_T0_33
|
set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS18} [get_ports tx_data_out[1]]
|
||||||
set_property -dict {PACKAGE_PIN D1 IOSTANDARD LVCMOS18} [get_ports gp_out[2]] ; ## IO_L4P_T0_33
|
set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS18} [get_ports tx_data_out[2]]
|
||||||
set_property -dict {PACKAGE_PIN G2 IOSTANDARD LVCMOS18} [get_ports gp_in[2]] ; ## IO_L3P_T0_DQS_33
|
set_property -dict {PACKAGE_PIN P11 IOSTANDARD LVCMOS18} [get_ports tx_data_out[3]]
|
||||||
set_property -dict {PACKAGE_PIN C1 IOSTANDARD LVCMOS18} [get_ports gp_out[3]] ; ## IO_L4N_T0_33
|
set_property -dict {PACKAGE_PIN R11 IOSTANDARD LVCMOS18} [get_ports tx_data_out[4]]
|
||||||
set_property -dict {PACKAGE_PIN F2 IOSTANDARD LVCMOS18} [get_ports gp_in[3]] ; ## IO_L3N_T0_DQS_33
|
set_property -dict {PACKAGE_PIN R12 IOSTANDARD LVCMOS18} [get_ports tx_data_out[5]]
|
||||||
set_property -dict {PACKAGE_PIN F3 IOSTANDARD LVCMOS18} [get_ports gp_out[4]] ; ## IO_L6P_T0_33
|
set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS18} [get_ports tx_data_out[6]]
|
||||||
set_property -dict {PACKAGE_PIN E2 IOSTANDARD LVCMOS18} [get_ports gp_in[4]] ; ## IO_L5P_T0_33
|
set_property -dict {PACKAGE_PIN P13 IOSTANDARD LVCMOS18} [get_ports tx_data_out[7]]
|
||||||
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS18} [get_ports gp_out[5]] ; ## IO_L6N_T0_VREF_33
|
set_property -dict {PACKAGE_PIN N9 IOSTANDARD LVCMOS18} [get_ports tx_data_out[8]]
|
||||||
set_property -dict {PACKAGE_PIN E1 IOSTANDARD LVCMOS18} [get_ports gp_in[5]] ; ## IO_L5N_T0_33
|
set_property -dict {PACKAGE_PIN M9 IOSTANDARD LVCMOS18} [get_ports tx_data_out[9]]
|
||||||
set_property -dict {PACKAGE_PIN H4 IOSTANDARD LVCMOS18} [get_ports gp_out[6]] ; ## IO_L8P_T1_33
|
set_property -dict {PACKAGE_PIN R8 IOSTANDARD LVCMOS18} [get_ports tx_data_out[10]]
|
||||||
set_property -dict {PACKAGE_PIN J1 IOSTANDARD LVCMOS18} [get_ports gp_in[6]] ; ## IO_L7P_T1_33
|
set_property -dict {PACKAGE_PIN R7 IOSTANDARD LVCMOS18} [get_ports tx_data_out[11]]
|
||||||
set_property -dict {PACKAGE_PIN H3 IOSTANDARD LVCMOS18} [get_ports gp_out[7]] ; ## IO_L8N_T1_33
|
|
||||||
set_property -dict {PACKAGE_PIN H1 IOSTANDARD LVCMOS18} [get_ports gp_in[7]] ; ## IO_L7N_T1_33
|
|
||||||
set_property -dict {PACKAGE_PIN H2 IOSTANDARD LVCMOS18} [get_ports gp_out[8]] ; ## IO_L10P_T1_33
|
|
||||||
set_property -dict {PACKAGE_PIN K2 IOSTANDARD LVCMOS18} [get_ports gp_in[8]] ; ## IO_L9P_T1_DQS_33
|
|
||||||
set_property -dict {PACKAGE_PIN G1 IOSTANDARD LVCMOS18} [get_ports gp_out[9]] ; ## IO_L10N_T1_33
|
|
||||||
set_property -dict {PACKAGE_PIN K1 IOSTANDARD LVCMOS18} [get_ports gp_in[9]] ; ## IO_L9N_T1_DQS_33
|
|
||||||
set_property -dict {PACKAGE_PIN J4 IOSTANDARD LVCMOS18} [get_ports gp_out[10]] ; ## IO_L12P_T1_MRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN L3 IOSTANDARD LVCMOS18} [get_ports gp_in[10]] ; ## IO_L11P_T1_SRCC_33
|
|
||||||
|
|
||||||
## p5
|
set_property -dict {PACKAGE_PIN L15 IOSTANDARD LVCMOS18} [get_ports gpio_status[0]]
|
||||||
|
set_property -dict {PACKAGE_PIN M15 IOSTANDARD LVCMOS18} [get_ports gpio_status[1]]
|
||||||
|
set_property -dict {PACKAGE_PIN N11 IOSTANDARD LVCMOS18} [get_ports gpio_status[2]]
|
||||||
|
set_property -dict {PACKAGE_PIN N12 IOSTANDARD LVCMOS18} [get_ports gpio_status[3]]
|
||||||
|
set_property -dict {PACKAGE_PIN M10 IOSTANDARD LVCMOS18} [get_ports gpio_status[4]]
|
||||||
|
set_property -dict {PACKAGE_PIN M11 IOSTANDARD LVCMOS18} [get_ports gpio_status[5]]
|
||||||
|
set_property -dict {PACKAGE_PIN N7 IOSTANDARD LVCMOS18} [get_ports gpio_status[6]]
|
||||||
|
set_property -dict {PACKAGE_PIN N8 IOSTANDARD LVCMOS18} [get_ports gpio_status[7]]
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN N4 IOSTANDARD LVCMOS18} [get_ports gp_out[11]] ; ## IO_L17P_T2_33
|
set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS18} [get_ports gpio_ctl[0]]
|
||||||
set_property -dict {PACKAGE_PIN M2 IOSTANDARD LVCMOS18} [get_ports gp_in[11]] ; ## IO_L16P_T2_33
|
set_property -dict {PACKAGE_PIN F14 IOSTANDARD LVCMOS18} [get_ports gpio_ctl[1]]
|
||||||
set_property -dict {PACKAGE_PIN M4 IOSTANDARD LVCMOS18} [get_ports gp_out[12]] ; ## IO_L17N_T2_33
|
set_property -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS18} [get_ports gpio_ctl[2]]
|
||||||
set_property -dict {PACKAGE_PIN L2 IOSTANDARD LVCMOS18} [get_ports gp_in[12]] ; ## IO_L16N_T2_33
|
set_property -dict {PACKAGE_PIN F15 IOSTANDARD LVCMOS18} [get_ports gpio_ctl[3]]
|
||||||
set_property -dict {PACKAGE_PIN M7 IOSTANDARD LVCMOS18} [get_ports gp_out[13]] ; ## IO_L19P_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN N1 IOSTANDARD LVCMOS18} [get_ports gp_in[13]] ; ## IO_L18P_T2_33
|
|
||||||
set_property -dict {PACKAGE_PIN L7 IOSTANDARD LVCMOS18} [get_ports gp_out[14]] ; ## IO_L19N_T3_VREF_33
|
|
||||||
set_property -dict {PACKAGE_PIN M1 IOSTANDARD LVCMOS18} [get_ports gp_in[14]] ; ## IO_L18N_T2_33
|
|
||||||
set_property -dict {PACKAGE_PIN K5 IOSTANDARD LVCMOS18} [get_ports gp_out[15]] ; ## IO_L20P_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN M8 IOSTANDARD LVCMOS18} [get_ports gp_in[15]] ; ## IO_L21P_T3_DQS_33
|
|
||||||
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS18} [get_ports gp_out[16]] ; ## IO_L20N_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN L8 IOSTANDARD LVCMOS18} [get_ports gp_in[16]] ; ## IO_L21N_T3_DQS_33
|
|
||||||
set_property -dict {PACKAGE_PIN K6 IOSTANDARD LVCMOS18} [get_ports gp_out[17]] ; ## IO_L22P_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN N7 IOSTANDARD LVCMOS18} [get_ports gp_in[17]] ; ## IO_L23P_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN J6 IOSTANDARD LVCMOS18} [get_ports gp_out[18]] ; ## IO_L22N_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN N6 IOSTANDARD LVCMOS18} [get_ports gp_in[18]] ; ## IO_L23N_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN K10 IOSTANDARD LVCMOS18} [get_ports gp_out[19]] ; ## IO_25_VRP_34
|
|
||||||
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS18} [get_ports gp_in[19]] ; ## IO_L10N_T1_34
|
|
||||||
set_property -dict {PACKAGE_PIN L5 IOSTANDARD LVCMOS18} [get_ports gp_out[20]] ; ## IO_L14P_T2_SRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN K8 IOSTANDARD LVCMOS18} [get_ports gp_in[20]] ; ## IO_L24P_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN L4 IOSTANDARD LVCMOS18} [get_ports gp_out[21]] ; ## IO_L14N_T2_SRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN K7 IOSTANDARD LVCMOS18} [get_ports gp_in[21]] ; ## IO_L24N_T3_33
|
|
||||||
set_property -dict {PACKAGE_PIN M6 IOSTANDARD LVCMOS18} [get_ports gp_out[22]] ; ## IO_L13P_T2_MRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN N3 IOSTANDARD LVCMOS18} [get_ports gp_in[22]] ; ## IO_L15P_T2_DQS_33
|
|
||||||
set_property -dict {PACKAGE_PIN M5 IOSTANDARD LVCMOS18} [get_ports gp_out[23]] ; ## IO_L13N_T2_MRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN N2 IOSTANDARD LVCMOS18} [get_ports gp_in[23]] ; ## IO_L15N_T2_DQS_33
|
|
||||||
|
|
||||||
## p6
|
set_property -dict {PACKAGE_PIN L13 IOSTANDARD LVCMOS18} [get_ports gpio_en_agc]
|
||||||
|
set_property -dict {PACKAGE_PIN P9 IOSTANDARD LVCMOS18} [get_ports gpio_resetb]
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN G6 IOSTANDARD LVCMOS18} [get_ports gp_out[24]] ; ## IO_L2P_T0_34
|
set_property -dict {PACKAGE_PIN K12 IOSTANDARD LVCMOS18} [get_ports enable]
|
||||||
set_property -dict {PACKAGE_PIN J11 IOSTANDARD LVCMOS18} [get_ports gp_in[24]] ; ## IO_L1P_T0_34
|
set_property -dict {PACKAGE_PIN K11 IOSTANDARD LVCMOS18} [get_ports txnrx]
|
||||||
set_property -dict {PACKAGE_PIN G5 IOSTANDARD LVCMOS18} [get_ports gp_out[25]] ; ## IO_L2N_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN H11 IOSTANDARD LVCMOS18} [get_ports gp_in[25]] ; ## IO_L1N_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN H7 IOSTANDARD LVCMOS18} [get_ports gp_out[26]] ; ## IO_L4P_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN H9 IOSTANDARD LVCMOS18} [get_ports gp_in[26]] ; ## IO_L3P_T0_DQS_PUDC_B_34
|
|
||||||
set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS18} [get_ports gp_out[27]] ; ## IO_L4N_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN G9 IOSTANDARD LVCMOS18} [get_ports gp_in[27]] ; ## IO_L3N_T0_DQS_34
|
|
||||||
set_property -dict {PACKAGE_PIN J8 IOSTANDARD LVCMOS18} [get_ports gp_out[28]] ; ## IO_L6P_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN J10 IOSTANDARD LVCMOS18} [get_ports gp_in[28]] ; ## IO_L5P_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN H8 IOSTANDARD LVCMOS18} [get_ports gp_out[29]] ; ## IO_L6N_T0_VREF_34
|
|
||||||
set_property -dict {PACKAGE_PIN J9 IOSTANDARD LVCMOS18} [get_ports gp_in[29]] ; ## IO_L5N_T0_34
|
|
||||||
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS18} [get_ports gp_out[30]] ; ## IO_L8P_T1_34
|
|
||||||
set_property -dict {PACKAGE_PIN F5 IOSTANDARD LVCMOS18} [get_ports gp_in[30]] ; ## IO_L7P_T1_34
|
|
||||||
set_property -dict {PACKAGE_PIN G7 IOSTANDARD LVCMOS18} [get_ports gp_out[31]] ; ## IO_L12P_T1_MRCC_34
|
|
||||||
set_property -dict {PACKAGE_PIN F8 IOSTANDARD LVCMOS18} [get_ports gp_in[31]] ; ## IO_L11P_T1_SRCC_34
|
|
||||||
set_property -dict {PACKAGE_PIN F7 IOSTANDARD LVCMOS18} [get_ports gp_out[32]] ; ## IO_L12N_T1_MRCC_34
|
|
||||||
set_property -dict {PACKAGE_PIN E7 IOSTANDARD LVCMOS18} [get_ports gp_in[32]] ; ## IO_L11N_T1_SRCC_34
|
|
||||||
|
|
||||||
## p7
|
set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS18 PULLTYPE PULLUP} [get_ports iic_scl]
|
||||||
|
set_property -dict {PACKAGE_PIN N14 IOSTANDARD LVCMOS18 PULLTYPE PULLUP} [get_ports iic_sda]
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN D6 IOSTANDARD LVCMOS18} [get_ports gp_out[33]] ; ## IO_L14P_T2_SRCC_34
|
set_property -dict {PACKAGE_PIN E12 IOSTANDARD LVCMOS18 PULLTYPE PULLUP} [get_ports spi_csn]
|
||||||
set_property -dict {PACKAGE_PIN C8 IOSTANDARD LVCMOS18} [get_ports gp_in[33]] ; ## IO_L13P_T2_MRCC_34
|
set_property -dict {PACKAGE_PIN E11 IOSTANDARD LVCMOS18} [get_ports spi_clk]
|
||||||
set_property -dict {PACKAGE_PIN C6 IOSTANDARD LVCMOS18} [get_ports gp_out[34]] ; ## IO_L14N_T2_SRCC_34
|
set_property -dict {PACKAGE_PIN F12 IOSTANDARD LVCMOS18} [get_ports spi_mosi]
|
||||||
set_property -dict {PACKAGE_PIN C7 IOSTANDARD LVCMOS18} [get_ports gp_in[34]] ; ## IO_L13N_T2_MRCC_34
|
set_property -dict {PACKAGE_PIN E13 IOSTANDARD LVCMOS18} [get_ports spi_miso]
|
||||||
set_property -dict {PACKAGE_PIN B10 IOSTANDARD LVCMOS18} [get_ports gp_out[35]] ; ## IO_L16P_T2_34
|
|
||||||
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS18} [get_ports gp_in[35]] ; ## IO_L15P_T2_DQS_34
|
|
||||||
set_property -dict {PACKAGE_PIN A10 IOSTANDARD LVCMOS18} [get_ports gp_out[36]] ; ## IO_L16N_T2_34
|
|
||||||
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS18} [get_ports gp_in[36]] ; ## IO_L15N_T2_DQS_34
|
|
||||||
set_property -dict {PACKAGE_PIN B5 IOSTANDARD LVCMOS18} [get_ports gp_out[37]] ; ## IO_L20P_T3_34
|
|
||||||
set_property -dict {PACKAGE_PIN C4 IOSTANDARD LVCMOS18} [get_ports gp_in[37]] ; ## IO_L19P_T3_34
|
|
||||||
set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS18} [get_ports gp_out[38]] ; ## IO_L20N_T3_34
|
|
||||||
set_property -dict {PACKAGE_PIN C3 IOSTANDARD LVCMOS18} [get_ports gp_in[38]] ; ## IO_L19N_T3_VREF_34
|
|
||||||
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS18} [get_ports gp_out[39]] ; ## IO_L22P_T3_34
|
|
||||||
set_property -dict {PACKAGE_PIN B6 IOSTANDARD LVCMOS18} [get_ports gp_in[39]] ; ## IO_L21P_T3_DQS_34
|
|
||||||
set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS18} [get_ports gp_out[40]] ; ## IO_L22N_T3_34
|
|
||||||
set_property -dict {PACKAGE_PIN A5 IOSTANDARD LVCMOS18} [get_ports gp_in[40]] ; ## IO_L21N_T3_DQS_34
|
|
||||||
set_property -dict {PACKAGE_PIN L9 IOSTANDARD LVCMOS18} [get_ports gp_out[41]] ; ## IO_0_VRN_33
|
|
||||||
set_property -dict {PACKAGE_PIN B7 IOSTANDARD LVCMOS18} [get_ports gp_in[41]] ; ## IO_L18P_T2_34
|
|
||||||
set_property -dict {PACKAGE_PIN A7 IOSTANDARD LVCMOS18} [get_ports gp_out[42]] ; ## IO_L18N_T2_34
|
|
||||||
set_property -dict {PACKAGE_PIN N8 IOSTANDARD LVCMOS18} [get_ports gp_in[42]] ; ## IO_25_VRP_33
|
|
||||||
|
|
||||||
## p13
|
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS18} [get_ports gpio_bd]
|
||||||
|
set_property -dict {PACKAGE_PIN P8 IOSTANDARD LVCMOS18} [get_ports clk_out]
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN AF15 IOSTANDARD LVCMOS25} [get_ports gp_out[43]] ; ## IO_L16P_T2_12
|
create_clock -name rx_clk -period 16 [get_ports rx_clk_in]
|
||||||
set_property -dict {PACKAGE_PIN AD16 IOSTANDARD LVCMOS25} [get_ports gp_in[43]] ; ## IO_L15P_T2_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AF14 IOSTANDARD LVCMOS25} [get_ports gp_out[44]] ; ## IO_L16N_T2_12
|
|
||||||
set_property -dict {PACKAGE_PIN AD15 IOSTANDARD LVCMOS25} [get_ports gp_in[44]] ; ## IO_L15N_T2_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB15 IOSTANDARD LVCMOS25} [get_ports gp_out[45]] ; ## IO_L14P_T2_SRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC14 IOSTANDARD LVCMOS25} [get_ports gp_in[45]] ; ## IO_L13P_T2_MRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB14 IOSTANDARD LVCMOS25} [get_ports gp_out[46]] ; ## IO_L14N_T2_SRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AD14 IOSTANDARD LVCMOS25} [get_ports gp_in[46]] ; ## IO_L13N_T2_MRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC13 IOSTANDARD LVCMOS25} [get_ports gp_out[47]] ; ## IO_L12P_T1_MRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC12 IOSTANDARD LVCMOS25} [get_ports gp_in[47]] ; ## IO_L11P_T1_SRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AD13 IOSTANDARD LVCMOS25} [get_ports gp_out[48]] ; ## IO_L12N_T1_MRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AD11 IOSTANDARD LVCMOS25} [get_ports gp_in[48]] ; ## IO_L11N_T1_SRCC_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE13 IOSTANDARD LVCMOS25} [get_ports gp_out[49]] ; ## IO_L10P_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE11 IOSTANDARD LVCMOS25} [get_ports gp_in[49]] ; ## IO_L9P_T1_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AF13 IOSTANDARD LVCMOS25} [get_ports gp_out[50]] ; ## IO_L10N_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AF10 IOSTANDARD LVCMOS25} [get_ports gp_in[50]] ; ## IO_L9N_T1_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE12 IOSTANDARD LVCMOS25} [get_ports gp_out[51]] ; ## IO_L8P_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE10 IOSTANDARD LVCMOS25} [get_ports gp_in[51]] ; ## IO_L7P_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AF12 IOSTANDARD LVCMOS25} [get_ports gp_out[52]] ; ## IO_L8N_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AD10 IOSTANDARD LVCMOS25} [get_ports gp_in[52]] ; ## IO_L7N_T1_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA13 IOSTANDARD LVCMOS25} [get_ports gp_out[53]] ; ## IO_L6P_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS25} [get_ports gp_in[53]] ; ## IO_L5P_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA12 IOSTANDARD LVCMOS25} [get_ports gp_out[54]] ; ## IO_L6N_T0_VREF_12
|
|
||||||
set_property -dict {PACKAGE_PIN Y13 IOSTANDARD LVCMOS25} [get_ports gp_in[54]] ; ## IO_L5N_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB11 IOSTANDARD LVCMOS25} [get_ports gp_out[55]] ; ## IO_L4P_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN Y10 IOSTANDARD LVCMOS25} [get_ports gp_in[55]] ; ## IO_L3P_T0_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB10 IOSTANDARD LVCMOS25} [get_ports gp_out[56]] ; ## IO_L4N_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA10 IOSTANDARD LVCMOS25} [get_ports gp_in[56]] ; ## IO_L3N_T0_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB12 IOSTANDARD LVCMOS25} [get_ports gp_out[57]] ; ## IO_L2P_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN Y12 IOSTANDARD LVCMOS25} [get_ports gp_in[57]] ; ## IO_L1P_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC11 IOSTANDARD LVCMOS25} [get_ports gp_out[58]] ; ## IO_L2N_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN Y11 IOSTANDARD LVCMOS25} [get_ports gp_in[58]] ; ## IO_L1N_T0_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE17 IOSTANDARD LVCMOS25} [get_ports gp_out[59]] ; ## IO_L18P_T2_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE16 IOSTANDARD LVCMOS25} [get_ports gp_in[59]] ; ## IO_L17P_T2_12
|
|
||||||
set_property -dict {PACKAGE_PIN AF17 IOSTANDARD LVCMOS25} [get_ports gp_out[60]] ; ## IO_L18N_T2_12
|
|
||||||
set_property -dict {PACKAGE_PIN AE15 IOSTANDARD LVCMOS25} [get_ports gp_in[60]] ; ## IO_L17N_T2_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB17 IOSTANDARD LVCMOS25} [get_ports gp_out[61]] ; ## IO_L20P_T3_12
|
|
||||||
set_property -dict {PACKAGE_PIN Y17 IOSTANDARD LVCMOS25} [get_ports gp_in[61]] ; ## IO_L19P_T3_12
|
|
||||||
set_property -dict {PACKAGE_PIN AB16 IOSTANDARD LVCMOS25} [get_ports gp_out[62]] ; ## IO_L20N_T3_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA17 IOSTANDARD LVCMOS25} [get_ports gp_in[62]] ; ## IO_L19N_T3_VREF_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA15 IOSTANDARD LVCMOS25} [get_ports gp_out[63]] ; ## IO_L22P_T3_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC17 IOSTANDARD LVCMOS25} [get_ports gp_in[63]] ; ## IO_L21P_T3_DQS_12
|
|
||||||
set_property -dict {PACKAGE_PIN AA14 IOSTANDARD LVCMOS25} [get_ports gp_out[64]] ; ## IO_L22N_T3_12
|
|
||||||
set_property -dict {PACKAGE_PIN AC16 IOSTANDARD LVCMOS25} [get_ports gp_in[64]] ; ## IO_L21N_T3_DQS_12
|
|
||||||
|
|
||||||
## p2
|
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN V18 IOSTANDARD LVCMOS25} [get_ports gp_out[65]] ; ## IO_25_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA24 IOSTANDARD LVCMOS25} [get_ports gp_in[65]] ; ## IO_L6P_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB26 IOSTANDARD LVCMOS25} [get_ports gp_out[66]] ; ## IO_L2P_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA25 IOSTANDARD LVCMOS25} [get_ports gp_in[66]] ; ## IO_L1P_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC26 IOSTANDARD LVCMOS25} [get_ports gp_out[67]] ; ## IO_L2N_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB25 IOSTANDARD LVCMOS25} [get_ports gp_in[67]] ; ## IO_L1N_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD25 IOSTANDARD LVCMOS25} [get_ports gp_out[68]] ; ## IO_L4P_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE25 IOSTANDARD LVCMOS25} [get_ports gp_in[68]] ; ## IO_L3P_T0_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD26 IOSTANDARD LVCMOS25} [get_ports gp_out[69]] ; ## IO_L4N_T0_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE26 IOSTANDARD LVCMOS25} [get_ports gp_in[69]] ; ## IO_L3N_T0_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE23 IOSTANDARD LVCMOS25} [get_ports gp_out[70]] ; ## IO_L8P_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE22 IOSTANDARD LVCMOS25} [get_ports gp_in[70]] ; ## IO_L7P_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AF23 IOSTANDARD LVCMOS25} [get_ports gp_out[71]] ; ## IO_L8N_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AF22 IOSTANDARD LVCMOS25} [get_ports gp_in[71]] ; ## IO_L7N_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA22 IOSTANDARD LVCMOS25} [get_ports gp_out[72]] ; ## IO_L10P_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB21 IOSTANDARD LVCMOS25} [get_ports gp_in[72]] ; ## IO_L9P_T1_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA23 IOSTANDARD LVCMOS25} [get_ports gp_out[73]] ; ## IO_L10N_T1_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB22 IOSTANDARD LVCMOS25} [get_ports gp_in[73]] ; ## IO_L9N_T1_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC23 IOSTANDARD LVCMOS25} [get_ports gp_out[74]] ; ## IO_L12P_T1_MRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD23 IOSTANDARD LVCMOS25} [get_ports gp_in[74]] ; ## IO_L11P_T1_SRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC24 IOSTANDARD LVCMOS25} [get_ports gp_out[75]] ; ## IO_L12N_T1_MRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD24 IOSTANDARD LVCMOS25} [get_ports gp_in[75]] ; ## IO_L11N_T1_SRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC21 IOSTANDARD LVCMOS25} [get_ports gp_out[76]] ; ## IO_L14P_T2_SRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD20 IOSTANDARD LVCMOS25} [get_ports gp_in[76]] ; ## IO_L13P_T2_MRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC22 IOSTANDARD LVCMOS25} [get_ports gp_out[77]] ; ## IO_L14N_T2_SRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD21 IOSTANDARD LVCMOS25} [get_ports gp_in[77]] ; ## IO_L13N_T2_MRCC_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE20 IOSTANDARD LVCMOS25} [get_ports gp_out[78]] ; ## IO_L16P_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AF19 IOSTANDARD LVCMOS25} [get_ports gp_in[78]] ; ## IO_L15P_T2_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE21 IOSTANDARD LVCMOS25} [get_ports gp_out[79]] ; ## IO_L16N_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AF20 IOSTANDARD LVCMOS25} [get_ports gp_in[79]] ; ## IO_L15N_T2_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AE18 IOSTANDARD LVCMOS25} [get_ports gp_out[80]] ; ## IO_L18P_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD18 IOSTANDARD LVCMOS25} [get_ports gp_in[80]] ; ## IO_L17P_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AF18 IOSTANDARD LVCMOS25} [get_ports gp_out[81]] ; ## IO_L18N_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AD19 IOSTANDARD LVCMOS25} [get_ports gp_in[81]] ; ## IO_L17N_T2_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA20 IOSTANDARD LVCMOS25} [get_ports gp_out[82]] ; ## IO_L20P_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN W20 IOSTANDARD LVCMOS25} [get_ports gp_in[82]] ; ## IO_L19P_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB20 IOSTANDARD LVCMOS25} [get_ports gp_out[83]] ; ## IO_L20N_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN Y20 IOSTANDARD LVCMOS25} [get_ports gp_in[83]] ; ## IO_L19N_T3_VREF_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA19 IOSTANDARD LVCMOS25} [get_ports gp_out[84]] ; ## IO_L22P_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC18 IOSTANDARD LVCMOS25} [get_ports gp_in[84]] ; ## IO_L21P_T3_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN AB19 IOSTANDARD LVCMOS25} [get_ports gp_out[85]] ; ## IO_L22N_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN AC19 IOSTANDARD LVCMOS25} [get_ports gp_in[85]] ; ## IO_L21N_T3_DQS_13
|
|
||||||
set_property -dict {PACKAGE_PIN Y18 IOSTANDARD LVCMOS25} [get_ports gp_out[86]] ; ## IO_L24P_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS25} [get_ports gp_in[86]] ; ## IO_L23P_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN AA18 IOSTANDARD LVCMOS25} [get_ports gp_out[87]] ; ## IO_L24N_T3_13
|
|
||||||
set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS25} [get_ports gp_in[87]] ; ## IO_L23N_T3_13
|
|
||||||
|
|
||||||
## vcc
|
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN AB24 IOSTANDARD LVCMOS25} [get_ports gp_in_1] ; ## IO_L6N_T0_VREF_13
|
|
||||||
|
|
||||||
## on board
|
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN W6} [get_ports gt_ref_clk_p] ; ## MGTREFCLK0P_111
|
|
||||||
set_property -dict {PACKAGE_PIN W5} [get_ports gt_ref_clk_n] ; ## MGTREFCLK0N_111
|
|
||||||
set_property -dict {PACKAGE_PIN AD8} [get_ports gt_rx_p[0]] ; ## MGTXRXP0_111
|
|
||||||
set_property -dict {PACKAGE_PIN AD7} [get_ports gt_rx_n[0]] ; ## MGTXRXN0_111
|
|
||||||
set_property -dict {PACKAGE_PIN AE6} [get_ports gt_rx_p[1]] ; ## MGTXRXP1_111
|
|
||||||
set_property -dict {PACKAGE_PIN AE5} [get_ports gt_rx_n[1]] ; ## MGTXRXN1_111
|
|
||||||
set_property -dict {PACKAGE_PIN AC6} [get_ports gt_rx_p[2]] ; ## MGTXRXP2_111
|
|
||||||
set_property -dict {PACKAGE_PIN AC5} [get_ports gt_rx_n[2]] ; ## MGTXRXN2_111
|
|
||||||
set_property -dict {PACKAGE_PIN AD4} [get_ports gt_rx_p[3]] ; ## MGTXRXP3_111
|
|
||||||
set_property -dict {PACKAGE_PIN AD3} [get_ports gt_rx_n[3]] ; ## MGTXRXN3_111
|
|
||||||
set_property -dict {PACKAGE_PIN AF8} [get_ports gt_tx_p[0]] ; ## MGTXTXP0_111
|
|
||||||
set_property -dict {PACKAGE_PIN AF7} [get_ports gt_tx_n[0]] ; ## MGTXTXN0_111
|
|
||||||
set_property -dict {PACKAGE_PIN AF4} [get_ports gt_tx_p[1]] ; ## MGTXTXP1_111
|
|
||||||
set_property -dict {PACKAGE_PIN AF3} [get_ports gt_tx_n[1]] ; ## MGTXTXN1_111
|
|
||||||
set_property -dict {PACKAGE_PIN AE2} [get_ports gt_tx_p[2]] ; ## MGTXTXP2_111
|
|
||||||
set_property -dict {PACKAGE_PIN AE1} [get_ports gt_tx_n[2]] ; ## MGTXTXN2_111
|
|
||||||
set_property -dict {PACKAGE_PIN AC2} [get_ports gt_tx_p[3]] ; ## MGTXTXP3_111
|
|
||||||
set_property -dict {PACKAGE_PIN AC1} [get_ports gt_tx_n[3]] ; ## MGTXTXN3_111
|
|
||||||
|
|
||||||
## clocks
|
|
||||||
|
|
||||||
create_clock -name ref_clk -period 4.00 [get_ports gt_ref_clk_p]
|
|
||||||
create_clock -name tx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[0].i_channel/i_gt/i_gtxe2_channel/TXOUTCLK]
|
|
||||||
create_clock -name rx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[0].i_channel/i_gt/i_gtxe2_channel/RXOUTCLK]
|
|
||||||
create_clock -name tx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[1].i_channel/i_gt/i_gtxe2_channel/TXOUTCLK]
|
|
||||||
create_clock -name rx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[1].i_channel/i_gt/i_gtxe2_channel/RXOUTCLK]
|
|
||||||
create_clock -name tx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[2].i_channel/i_gt/i_gtxe2_channel/TXOUTCLK]
|
|
||||||
create_clock -name rx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[2].i_channel/i_gt/i_gtxe2_channel/RXOUTCLK]
|
|
||||||
create_clock -name tx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[3].i_channel/i_gt/i_gtxe2_channel/TXOUTCLK]
|
|
||||||
create_clock -name rx_div_clk -period 8.00 [get_pins i_system_wrapper/system_i/axi_pzslb_gt/inst/g_lane_1[3].i_channel/i_gt/i_gtxe2_channel/RXOUTCLK]
|
|
||||||
|
|
||||||
## MIO loopbacks (fixed-io)
|
|
||||||
## the following are connected to AD9361 GPIO
|
|
||||||
|
|
||||||
## JX4.86 A23 PS_MIO12_500_JX4 <==> JX4.2 NA AD9361_GPO1
|
|
||||||
## JX4.88 B26 PS_MIO11_500_JX4 <==> JX4.1 NA AD9361_GPO0
|
|
||||||
## JX4.91 B25 PS_MIO13_500_JX4 <==> JX4.3 NA AD9361_GPO2
|
|
||||||
## JX4.93 D23 PS_MIO14_500_JX4 <==> JX4.4 NA AD9361_GPO3
|
|
||||||
|
|
||||||
## the following are mio-to-mio loopback (excluding Push-Buttons to LED)
|
|
||||||
|
|
||||||
## JX4.92 E17 PS_MIO46_501_JX4 <==> JX4.94 B19 PS_MIO47_501_JX4
|
|
||||||
|
|
||||||
## the following are mio-to-pl loopback
|
|
||||||
|
|
||||||
## JX4.97 E26 PS_MIO00_500_JX4 <==> JX1.76 K3 IO_L11N_T1_SRCC_33
|
|
||||||
## JX4.100 B20 PS_MIO51_501_JX4 <==> JX4.67 A9 IO_L17P_T2_34
|
|
||||||
## JX4.85 C24 PS_MIO15_500_JX4 <==> JX4.37 E5 IO_L7N_T1_34
|
|
||||||
## JX4.87 A25 PS_MIO10_500_JX4 <==> JX4.42 E6 IO_L10P_T1_34
|
|
||||||
|
|
||||||
set_property -dict {PACKAGE_PIN K3 IOSTANDARD LVCMOS18} [get_ports gp_in_mio[0]] ; ## IO_L11N_T1_SRCC_33
|
|
||||||
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS18} [get_ports gp_in_mio[1]] ; ## IO_L17P_T2_34
|
|
||||||
set_property -dict {PACKAGE_PIN E5 IOSTANDARD LVCMOS18} [get_ports gp_in_mio[2]] ; ## IO_L7N_T1_34
|
|
||||||
set_property -dict {PACKAGE_PIN E6 IOSTANDARD LVCMOS18} [get_ports gp_in_mio[3]] ; ## IO_L10P_T1_34
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -1,23 +1,15 @@
|
||||||
|
|
||||||
|
source ../scripts/adi_env.tcl
|
||||||
|
source $ad_hdl_dir/projects/scripts/adi_project.tcl
|
||||||
|
source $ad_hdl_dir/projects/scripts/adi_board.tcl
|
||||||
|
|
||||||
|
set p_device "xc7z010clg225-1"
|
||||||
|
adi_project_create sdrstk
|
||||||
|
|
||||||
source ../../scripts/adi_env.tcl
|
adi_project_files sdrstk [list \
|
||||||
source $ad_hdl_dir/projects/scripts/adi_project.tcl
|
|
||||||
source $ad_hdl_dir/projects/scripts/adi_board.tcl
|
|
||||||
|
|
||||||
adi_project_create ccbrk_pzsdr
|
|
||||||
adi_project_files ccbrk_pzsdr [list \
|
|
||||||
"system_top.v" \
|
"system_top.v" \
|
||||||
"system_constr.xdc"\
|
"system_constr.xdc" \
|
||||||
"$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
|
"$ad_hdl_dir/library/xilinx/common/ad_iobuf.v"]
|
||||||
"$ad_hdl_dir/projects/common/pzsdr/pzsdr_system_constr.xdc" \
|
|
||||||
"$ad_hdl_dir/projects/common/pzsdr/pzsdr_bd_system_constr.xdc" \
|
|
||||||
"$ad_hdl_dir/projects/common/pzsdr/pzsdr_lvds_system_constr.xdc" ]
|
|
||||||
|
|
||||||
set_property PROCESSING_ORDER EARLY [get_files $ad_hdl_dir/projects/common/pzsdr/pzsdr_system_constr.xdc]
|
|
||||||
set_property PROCESSING_ORDER EARLY [get_files $ad_hdl_dir/projects/common/pzsdr/pzsdr_bd_system_constr.xdc]
|
|
||||||
set_property PROCESSING_ORDER EARLY [get_files system_constr.xdc]
|
|
||||||
|
|
||||||
adi_project_run ccbrk_pzsdr
|
|
||||||
|
|
||||||
|
adi_project_run sdrstk
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -39,189 +39,72 @@
|
||||||
|
|
||||||
module system_top (
|
module system_top (
|
||||||
|
|
||||||
ddr_addr,
|
inout [14:0] ddr_addr,
|
||||||
ddr_ba,
|
inout [ 2:0] ddr_ba,
|
||||||
ddr_cas_n,
|
inout ddr_cas_n,
|
||||||
ddr_ck_n,
|
inout ddr_ck_n,
|
||||||
ddr_ck_p,
|
inout ddr_ck_p,
|
||||||
ddr_cke,
|
inout ddr_cke,
|
||||||
ddr_cs_n,
|
inout ddr_cs_n,
|
||||||
ddr_dm,
|
inout [ 1:0] ddr_dm,
|
||||||
ddr_dq,
|
inout [15:0] ddr_dq,
|
||||||
ddr_dqs_n,
|
inout [ 1:0] ddr_dqs_n,
|
||||||
ddr_dqs_p,
|
inout [ 1:0] ddr_dqs_p,
|
||||||
ddr_odt,
|
inout ddr_odt,
|
||||||
ddr_ras_n,
|
inout ddr_ras_n,
|
||||||
ddr_reset_n,
|
inout ddr_reset_n,
|
||||||
ddr_we_n,
|
inout ddr_we_n,
|
||||||
|
|
||||||
fixed_io_ddr_vrn,
|
inout fixed_io_ddr_vrn,
|
||||||
fixed_io_ddr_vrp,
|
inout fixed_io_ddr_vrp,
|
||||||
fixed_io_mio,
|
inout [31:0] fixed_io_mio,
|
||||||
fixed_io_ps_clk,
|
inout fixed_io_ps_clk,
|
||||||
fixed_io_ps_porb,
|
inout fixed_io_ps_porb,
|
||||||
fixed_io_ps_srstb,
|
inout fixed_io_ps_srstb,
|
||||||
|
|
||||||
iic_scl,
|
inout iic_scl,
|
||||||
iic_sda,
|
inout iic_sda,
|
||||||
|
|
||||||
gpio_bd,
|
inout gpio_bd,
|
||||||
|
|
||||||
rx_clk_in_p,
|
input rx_clk_in,
|
||||||
rx_clk_in_n,
|
input rx_frame_in,
|
||||||
rx_frame_in_p,
|
input [11:0] rx_data_in,
|
||||||
rx_frame_in_n,
|
output tx_clk_out,
|
||||||
rx_data_in_p,
|
output tx_frame_out,
|
||||||
rx_data_in_n,
|
output [11:0] tx_data_out,
|
||||||
tx_clk_out_p,
|
|
||||||
tx_clk_out_n,
|
|
||||||
tx_frame_out_p,
|
|
||||||
tx_frame_out_n,
|
|
||||||
tx_data_out_p,
|
|
||||||
tx_data_out_n,
|
|
||||||
|
|
||||||
enable,
|
output enable,
|
||||||
txnrx,
|
output txnrx,
|
||||||
clk_out,
|
input clk_out,
|
||||||
|
|
||||||
gpio_clksel,
|
inout gpio_resetb,
|
||||||
gpio_resetb,
|
inout gpio_en_agc,
|
||||||
gpio_sync,
|
inout [ 3:0] gpio_ctl,
|
||||||
gpio_en_agc,
|
inout [ 7:0] gpio_status,
|
||||||
gpio_ctl,
|
|
||||||
gpio_status,
|
|
||||||
|
|
||||||
spi_csn,
|
output spi_csn,
|
||||||
spi_clk,
|
output spi_clk,
|
||||||
spi_mosi,
|
output spi_mosi,
|
||||||
spi_miso,
|
input spi_miso);
|
||||||
|
|
||||||
gp_out,
|
|
||||||
gp_in,
|
|
||||||
gp_in_mio,
|
|
||||||
gp_in_1,
|
|
||||||
|
|
||||||
gt_ref_clk_p,
|
|
||||||
gt_ref_clk_n,
|
|
||||||
gt_tx_p,
|
|
||||||
gt_tx_n,
|
|
||||||
gt_rx_p,
|
|
||||||
gt_rx_n);
|
|
||||||
|
|
||||||
inout [14:0] ddr_addr;
|
|
||||||
inout [ 2:0] ddr_ba;
|
|
||||||
inout ddr_cas_n;
|
|
||||||
inout ddr_ck_n;
|
|
||||||
inout ddr_ck_p;
|
|
||||||
inout ddr_cke;
|
|
||||||
inout ddr_cs_n;
|
|
||||||
inout [ 3:0] ddr_dm;
|
|
||||||
inout [31:0] ddr_dq;
|
|
||||||
inout [ 3:0] ddr_dqs_n;
|
|
||||||
inout [ 3:0] ddr_dqs_p;
|
|
||||||
inout ddr_odt;
|
|
||||||
inout ddr_ras_n;
|
|
||||||
inout ddr_reset_n;
|
|
||||||
inout ddr_we_n;
|
|
||||||
|
|
||||||
inout fixed_io_ddr_vrn;
|
|
||||||
inout fixed_io_ddr_vrp;
|
|
||||||
inout [53:0] fixed_io_mio;
|
|
||||||
inout fixed_io_ps_clk;
|
|
||||||
inout fixed_io_ps_porb;
|
|
||||||
inout fixed_io_ps_srstb;
|
|
||||||
|
|
||||||
inout iic_scl;
|
|
||||||
inout iic_sda;
|
|
||||||
|
|
||||||
inout [11:0] gpio_bd;
|
|
||||||
|
|
||||||
input rx_clk_in_p;
|
|
||||||
input rx_clk_in_n;
|
|
||||||
input rx_frame_in_p;
|
|
||||||
input rx_frame_in_n;
|
|
||||||
input [ 5:0] rx_data_in_p;
|
|
||||||
input [ 5:0] rx_data_in_n;
|
|
||||||
output tx_clk_out_p;
|
|
||||||
output tx_clk_out_n;
|
|
||||||
output tx_frame_out_p;
|
|
||||||
output tx_frame_out_n;
|
|
||||||
output [ 5:0] tx_data_out_p;
|
|
||||||
output [ 5:0] tx_data_out_n;
|
|
||||||
|
|
||||||
output enable;
|
|
||||||
output txnrx;
|
|
||||||
input clk_out;
|
|
||||||
|
|
||||||
inout gpio_clksel;
|
|
||||||
inout gpio_resetb;
|
|
||||||
inout gpio_sync;
|
|
||||||
inout gpio_en_agc;
|
|
||||||
inout [ 3:0] gpio_ctl;
|
|
||||||
inout [ 7:0] gpio_status;
|
|
||||||
|
|
||||||
output spi_csn;
|
|
||||||
output spi_clk;
|
|
||||||
output spi_mosi;
|
|
||||||
input spi_miso;
|
|
||||||
|
|
||||||
output [87:0] gp_out;
|
|
||||||
input [87:0] gp_in;
|
|
||||||
input [ 3:0] gp_in_mio;
|
|
||||||
input gp_in_1;
|
|
||||||
|
|
||||||
input gt_ref_clk_p;
|
|
||||||
input gt_ref_clk_n;
|
|
||||||
output [ 3:0] gt_tx_p;
|
|
||||||
output [ 3:0] gt_tx_n;
|
|
||||||
input [ 3:0] gt_rx_p;
|
|
||||||
input [ 3:0] gt_rx_n;
|
|
||||||
|
|
||||||
// internal signals
|
// internal signals
|
||||||
|
|
||||||
wire gt_ref_clk;
|
wire [16:0] gpio_i;
|
||||||
wire [95:0] gp_out_s;
|
wire [16:0] gpio_o;
|
||||||
wire [95:0] gp_in_s;
|
wire [16:0] gpio_t;
|
||||||
wire [63:0] gpio_i;
|
|
||||||
wire [63:0] gpio_o;
|
|
||||||
wire [63:0] gpio_t;
|
|
||||||
|
|
||||||
// assignments
|
|
||||||
|
|
||||||
assign gp_out[87:43] = gp_out_s[87:43];
|
|
||||||
assign gp_out[42:42] = (gpio_o[61] == 1'b1) ? clk_out : gp_out_s[42:42];
|
|
||||||
assign gp_out[41: 0] = gp_out_s[41: 0];
|
|
||||||
|
|
||||||
assign gp_in_s[95:93] = 3'd0;
|
|
||||||
assign gp_in_s[92:92] = gp_in_1;
|
|
||||||
assign gp_in_s[91:88] = gp_in_mio;
|
|
||||||
assign gp_in_s[87: 0] = gp_in;
|
|
||||||
|
|
||||||
// instantiations
|
// instantiations
|
||||||
|
|
||||||
IBUFDS_GTE2 i_ibufds_gt_ref_clk (
|
ad_iobuf #(.DATA_WIDTH(15)) i_iobuf (
|
||||||
.CEB (1'd0),
|
.dio_t (gpio_t[14:0]),
|
||||||
.I (gt_ref_clk_p),
|
.dio_i (gpio_o[14:0]),
|
||||||
.IB (gt_ref_clk_n),
|
.dio_o (gpio_i[14:0]),
|
||||||
.O (gt_ref_clk),
|
.dio_p ({ gpio_bd, // 14:14
|
||||||
.ODIV2 ());
|
gpio_resetb, // 13:13
|
||||||
|
gpio_en_agc, // 12:12
|
||||||
ad_iobuf #(.DATA_WIDTH(16)) i_iobuf (
|
gpio_ctl, // 11: 8
|
||||||
.dio_t ({gpio_t[51], gpio_t[46:32]}),
|
gpio_status})); // 7: 0
|
||||||
.dio_i ({gpio_o[51], gpio_o[46:32]}),
|
|
||||||
.dio_o ({gpio_i[51], gpio_i[46:32]}),
|
|
||||||
.dio_p ({ gpio_clksel, // 51:51
|
|
||||||
gpio_resetb, // 46:46
|
|
||||||
gpio_sync, // 45:45
|
|
||||||
gpio_en_agc, // 44:44
|
|
||||||
gpio_ctl, // 43:40
|
|
||||||
gpio_status})); // 39:32
|
|
||||||
|
|
||||||
ad_iobuf #(.DATA_WIDTH(12)) i_iobuf_bd (
|
|
||||||
.dio_t (gpio_t[11:0]),
|
|
||||||
.dio_i (gpio_o[11:0]),
|
|
||||||
.dio_o (gpio_i[11:0]),
|
|
||||||
.dio_p (gpio_bd));
|
|
||||||
|
|
||||||
system_wrapper i_system_wrapper (
|
system_wrapper i_system_wrapper (
|
||||||
.ddr_addr (ddr_addr),
|
.ddr_addr (ddr_addr),
|
||||||
|
|
@ -246,35 +129,11 @@ module system_top (
|
||||||
.fixed_io_ps_clk (fixed_io_ps_clk),
|
.fixed_io_ps_clk (fixed_io_ps_clk),
|
||||||
.fixed_io_ps_porb (fixed_io_ps_porb),
|
.fixed_io_ps_porb (fixed_io_ps_porb),
|
||||||
.fixed_io_ps_srstb (fixed_io_ps_srstb),
|
.fixed_io_ps_srstb (fixed_io_ps_srstb),
|
||||||
.gp_in_0 (gp_in_s[31:0]),
|
|
||||||
.gp_in_1 (gp_in_s[63:32]),
|
|
||||||
.gp_in_2 (gp_in_s[95:64]),
|
|
||||||
.gp_out_0 (gp_out_s[31:0]),
|
|
||||||
.gp_out_1 (gp_out_s[63:32]),
|
|
||||||
.gp_out_2 (gp_out_s[95:64]),
|
|
||||||
.gpio_i (gpio_i),
|
.gpio_i (gpio_i),
|
||||||
.gpio_o (gpio_o),
|
.gpio_o (gpio_o),
|
||||||
.gpio_t (gpio_t),
|
.gpio_t (gpio_t),
|
||||||
.gt_ref_clk (gt_ref_clk),
|
|
||||||
.gt_rx_0_n (gt_rx_n[0]),
|
|
||||||
.gt_rx_0_p (gt_rx_p[0]),
|
|
||||||
.gt_rx_1_n (gt_rx_n[1]),
|
|
||||||
.gt_rx_1_p (gt_rx_p[1]),
|
|
||||||
.gt_rx_2_n (gt_rx_n[2]),
|
|
||||||
.gt_rx_2_p (gt_rx_p[2]),
|
|
||||||
.gt_rx_3_n (gt_rx_n[3]),
|
|
||||||
.gt_rx_3_p (gt_rx_p[3]),
|
|
||||||
.gt_tx_0_n (gt_tx_n[0]),
|
|
||||||
.gt_tx_0_p (gt_tx_p[0]),
|
|
||||||
.gt_tx_1_n (gt_tx_n[1]),
|
|
||||||
.gt_tx_1_p (gt_tx_p[1]),
|
|
||||||
.gt_tx_2_n (gt_tx_n[2]),
|
|
||||||
.gt_tx_2_p (gt_tx_p[2]),
|
|
||||||
.gt_tx_3_n (gt_tx_n[3]),
|
|
||||||
.gt_tx_3_p (gt_tx_p[3]),
|
|
||||||
.iic_main_scl_io (iic_scl),
|
.iic_main_scl_io (iic_scl),
|
||||||
.iic_main_sda_io (iic_sda),
|
.iic_main_sda_io (iic_sda),
|
||||||
.otg_vbusoc (1'b0),
|
|
||||||
.ps_intr_00 (1'b0),
|
.ps_intr_00 (1'b0),
|
||||||
.ps_intr_01 (1'b0),
|
.ps_intr_01 (1'b0),
|
||||||
.ps_intr_02 (1'b0),
|
.ps_intr_02 (1'b0),
|
||||||
|
|
@ -287,13 +146,10 @@ module system_top (
|
||||||
.ps_intr_09 (1'b0),
|
.ps_intr_09 (1'b0),
|
||||||
.ps_intr_10 (1'b0),
|
.ps_intr_10 (1'b0),
|
||||||
.ps_intr_11 (1'b0),
|
.ps_intr_11 (1'b0),
|
||||||
.ps_intr_15 (1'b0),
|
.ps_intr_14 (1'b0),
|
||||||
.rx_clk_in_n (rx_clk_in_n),
|
.rx_clk_in (rx_clk_in),
|
||||||
.rx_clk_in_p (rx_clk_in_p),
|
.rx_data_in (rx_data_in),
|
||||||
.rx_data_in_n (rx_data_in_n),
|
.rx_frame_in (rx_frame_in),
|
||||||
.rx_data_in_p (rx_data_in_p),
|
|
||||||
.rx_frame_in_n (rx_frame_in_n),
|
|
||||||
.rx_frame_in_p (rx_frame_in_p),
|
|
||||||
.spi0_clk_i (1'b0),
|
.spi0_clk_i (1'b0),
|
||||||
.spi0_clk_o (spi_clk),
|
.spi0_clk_o (spi_clk),
|
||||||
.spi0_csn_0_o (spi_csn),
|
.spi0_csn_0_o (spi_csn),
|
||||||
|
|
@ -303,27 +159,12 @@ module system_top (
|
||||||
.spi0_sdi_i (spi_miso),
|
.spi0_sdi_i (spi_miso),
|
||||||
.spi0_sdo_i (1'b0),
|
.spi0_sdo_i (1'b0),
|
||||||
.spi0_sdo_o (spi_mosi),
|
.spi0_sdo_o (spi_mosi),
|
||||||
.spi1_clk_i (1'b0),
|
.tx_clk_out (tx_clk_out),
|
||||||
.spi1_clk_o (),
|
.tx_data_out (tx_data_out),
|
||||||
.spi1_csn_0_o (),
|
.tx_frame_out (tx_frame_out),
|
||||||
.spi1_csn_1_o (),
|
|
||||||
.spi1_csn_2_o (),
|
|
||||||
.spi1_csn_i (1'b1),
|
|
||||||
.spi1_sdi_i (1'b0),
|
|
||||||
.spi1_sdo_i (1'b0),
|
|
||||||
.spi1_sdo_o (),
|
|
||||||
.tdd_sync_i (1'b0),
|
|
||||||
.tdd_sync_o (),
|
|
||||||
.tdd_sync_t (),
|
|
||||||
.tx_clk_out_n (tx_clk_out_n),
|
|
||||||
.tx_clk_out_p (tx_clk_out_p),
|
|
||||||
.tx_data_out_n (tx_data_out_n),
|
|
||||||
.tx_data_out_p (tx_data_out_p),
|
|
||||||
.tx_frame_out_n (tx_frame_out_n),
|
|
||||||
.tx_frame_out_p (tx_frame_out_p),
|
|
||||||
.txnrx (txnrx),
|
.txnrx (txnrx),
|
||||||
.up_enable (gpio_o[47]),
|
.up_enable (gpio_o[15]),
|
||||||
.up_txnrx (gpio_o[48]));
|
.up_txnrx (gpio_o[16]));
|
||||||
|
|
||||||
endmodule
|
endmodule
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue