zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ad_dds_2: Remove unused disable logic feature

main
AndreiGrozav 2018-06-27 15:06:38 +01:00 committed by AndreiGrozav
parent 8a306ce96b
commit 892febe68a
1 changed files with 60 additions and 67 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
library/common/ad_dds_2.v
View File

@ -87,13 +87,7 @@ module ad_dds_2 #(
wire [DDS_P_DW-1:0] dds_phase_0_s; wire [DDS_P_DW-1:0] dds_phase_0_s;
wire [DDS_P_DW-1:0] dds_phase_1_s; wire [DDS_P_DW-1:0] dds_phase_1_s;
// disable DDS
generate generate
if (DISABLE == 1) begin
// assign 0 for the exact buss width to avoid warnings
assign dds_data = {DDS_DW{1'b0}};
end else begin
// dds channel output // dds channel output
assign dds_data = dds_data_out; assign dds_data = dds_data_out;
@ -125,20 +119,20 @@ module ad_dds_2 #(
end end
// phase // phase
if (DDS_P_DW >= PHASE_DW) begin if (DDS_P_DW > PHASE_DW) begin
assign dds_phase_0_s = {dds_phase_0,{DDS_P_DW-(PHASE_DW-1){1'b0}}}; assign dds_phase_0_s = {dds_phase_0,{DDS_P_DW-PHASE_DW{1'b0}}};
assign dds_phase_1_s = {dds_phase_1,{DDS_P_DW-(PHASE_DW-1){1'b0}}}; assign dds_phase_1_s = {dds_phase_1,{DDS_P_DW-PHASE_DW{1'b0}}};
end else begin end else begin
assign dds_phase_0_s = {dds_phase_0[(PHASE_DW-1):PHASE_DW-DDS_P_DW],1'b0}; assign dds_phase_0_s = dds_phase_0[(PHASE_DW-1):PHASE_DW-DDS_P_DW];
assign dds_phase_1_s = {dds_phase_1[(PHASE_DW-1):PHASE_DW-DDS_P_DW],1'b0}; assign dds_phase_1_s = dds_phase_1[(PHASE_DW-1):PHASE_DW-DDS_P_DW];
end end
// dds-1 // dds-1
ad_dds_1 #( ad_dds_1 #(
.DDS_TYPE(DDS_TYPE), .DDS_TYPE(DDS_TYPE),
.DDS_D_DW(CORDIC_DW), .DDS_D_DW(DDS_D_DW),
.DDS_P_DW(CORDIC_PHASE_DW)) .DDS_P_DW(DDS_P_DW))
i_dds_1_0 ( i_dds_1_0 (
.clk (clk), .clk (clk),
.angle (dds_phase_0_s), .angle (dds_phase_0_s),
@ -156,7 +150,6 @@ module ad_dds_2 #(
.angle (dds_phase_1_s), .angle (dds_phase_1_s),
.scale (dds_scale_1_d), .scale (dds_scale_1_d),
.dds_data (dds_data_1_s)); .dds_data (dds_data_1_s));
end
endgenerate endgenerate
endmodule endmodule