zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

up_drp : Update the DRP interface to support Altera platforms

main
Istvan Csomortani 2016-09-21 15:00:45 +03:00
parent 10408b8c88
commit 913eafed48
21 changed files with 56 additions and 48 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
library/axi_ad6676/axi_ad6676.v
View File

@ -278,7 +278,7 @@ module axi_ad6676 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9144/axi_ad9144_core.v
View File

@ -300,7 +300,7 @@ module axi_ad9144_core (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9152/axi_ad9152_core.v
View File

@ -224,7 +224,7 @@ module axi_ad9152_core (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9162/axi_ad9162_core.v
View File

@ -179,7 +179,7 @@ module axi_ad9162_core (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9234/axi_ad9234.v
View File

@ -276,7 +276,7 @@ module axi_ad9234 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9250/axi_ad9250.v
View File

@ -277,7 +277,7 @@ module axi_ad9250 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9265/axi_ad9265.v
View File

@ -299,7 +299,7 @@ module axi_ad9265 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9361/axi_ad9361_rx.v
View File

@ -370,7 +370,7 @@ module axi_ad9361_rx (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9361/axi_ad9361_tx.v
View File

@ -377,7 +377,7 @@ module axi_ad9361_tx (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9371/axi_ad9371_rx.v
View File

@ -319,7 +319,7 @@ module axi_ad9371_rx (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9371/axi_ad9371_rx_os.v
View File

@ -236,7 +236,7 @@ module axi_ad9371_rx_os (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9371/axi_ad9371_tx.v
View File

@ -305,7 +305,7 @@ module axi_ad9371_tx (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9625/axi_ad9625.v
View File

@ -242,7 +242,7 @@ module axi_ad9625 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9643/axi_ad9643.v
View File

@ -335,7 +335,7 @@ module axi_ad9643 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9652/axi_ad9652.v
View File

@ -333,7 +333,7 @@ module axi_ad9652 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9671/axi_ad9671.v
View File

@ -290,7 +290,7 @@ module axi_ad9671 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9680/axi_ad9680.v
View File

@ -281,7 +281,7 @@ module axi_ad9680 (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_ad9739a/axi_ad9739a_core.v
View File

@ -227,7 +227,7 @@ module axi_ad9739a_core (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd1), .up_drp_ready (1'd1),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

2
library/axi_generic_adc/axi_generic_adc.v
View File

@ -101,7 +101,7 @@ up_adc_common #(.ID(ID)) i_up_adc_common (
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),
.up_drp_wdata (), .up_drp_wdata (),
.up_drp_rdata (16'd0), .up_drp_rdata (32'd0),
.up_drp_ready (1'd0), .up_drp_ready (1'd0),
.up_drp_locked (1'd1), .up_drp_locked (1'd1),
.up_usr_chanmax (), .up_usr_chanmax (),

34
library/common/up_adc_common.v
View File

@ -1,9 +1,9 @@
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc. // Copyright 2011(c) Analog Devices, Inc.
// //
// All rights reserved. // All rights reserved.
// //
// Redistribution and use in source and binary forms, with or without modification, // Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met: // are permitted provided that the following conditions are met:
// - Redistributions of source code must retain the above copyright // - Redistributions of source code must retain the above copyright
@ -21,16 +21,16 @@
// patent holders to use this software. // patent holders to use this software.
// - Use of the software either in source or binary form, must be run // - Use of the software either in source or binary form, must be run
// on or directly connected to an Analog Devices Inc. component. // on or directly connected to an Analog Devices Inc. component.
// //
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, // THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A // INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. // PARTICULAR PURPOSE ARE DISCLAIMED.
// //
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, // IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY // EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR // RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, // BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF // STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. // THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
@ -130,8 +130,8 @@ module up_adc_common (
output up_drp_sel; output up_drp_sel;
output up_drp_wr; output up_drp_wr;
output [11:0] up_drp_addr; output [11:0] up_drp_addr;
output [15:0] up_drp_wdata; output [31:0] up_drp_wdata;
input [15:0] up_drp_rdata; input [31:0] up_drp_rdata;
input up_drp_ready; input up_drp_ready;
input up_drp_locked; input up_drp_locked;
@ -156,7 +156,7 @@ module up_adc_common (
output up_rack; output up_rack;
// internal registers // internal registers
reg up_core_preset = 'd0; reg up_core_preset = 'd0;
reg up_mmcm_preset = 'd0; reg up_mmcm_preset = 'd0;
reg up_wack = 'd0; reg up_wack = 'd0;
@ -171,8 +171,8 @@ module up_adc_common (
reg up_drp_status = 'd0; reg up_drp_status = 'd0;
reg up_drp_rwn = 'd0; reg up_drp_rwn = 'd0;
reg [11:0] up_drp_addr = 'd0; reg [11:0] up_drp_addr = 'd0;
reg [15:0] up_drp_wdata = 'd0; reg [31:0] up_drp_wdata = 'd0;
reg [15:0] up_drp_rdata_hold = 'd0; reg [31:0] up_drp_rdata_hold = 'd0;
reg up_status_ovf = 'd0; reg up_status_ovf = 'd0;
reg up_status_unf = 'd0; reg up_status_unf = 'd0;
reg [ 7:0] up_usr_chanmax = 'd0; reg [ 7:0] up_usr_chanmax = 'd0;
@ -259,9 +259,11 @@ module up_adc_common (
up_drp_status <= 1'b0; up_drp_status <= 1'b0;
end end
if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin
up_drp_rwn <= up_wdata[28]; up_drp_rwn <= up_wdata[12];
up_drp_addr <= up_wdata[27:16]; up_drp_addr <= up_wdata[11:0];
up_drp_wdata <= up_wdata[15:0]; end
if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1e)) begin
up_drp_wdata <= up_wdata;
end end
if (up_drp_ready == 1'b1) begin if (up_drp_ready == 1'b1) begin
up_drp_rdata_hold <= up_drp_rdata; up_drp_rdata_hold <= up_drp_rdata;
@ -307,8 +309,10 @@ module up_adc_common (
8'h16: up_rdata <= adc_clk_ratio; 8'h16: up_rdata <= adc_clk_ratio;
8'h17: up_rdata <= {28'd0, up_status_pn_err, up_status_pn_oos, up_status_or, up_status_s}; 8'h17: up_rdata <= {28'd0, up_status_pn_err, up_status_pn_oos, up_status_or, up_status_s};
8'h1a: up_rdata <= {31'd0, up_sync_status_s}; 8'h1a: up_rdata <= {31'd0, up_sync_status_s};
8'h1c: up_rdata <= {3'd0, up_drp_rwn, up_drp_addr, up_drp_wdata}; 8'h1c: up_rdata <= {19'd0, up_drp_rwn, up_drp_addr};
8'h1d: up_rdata <= {14'd0, up_drp_locked, up_drp_status, up_drp_rdata_hold}; 8'h1d: up_rdata <= {30'd0, up_drp_locked, up_drp_status};
8'h1e: up_rdata <= up_drp_wdata;
8'h1f: up_rdata <= up_drp_rdata_hold;
8'h22: up_rdata <= {29'd0, up_status_ovf, up_status_unf, 1'b0}; 8'h22: up_rdata <= {29'd0, up_status_ovf, up_status_unf, 1'b0};
8'h23: up_rdata <= 32'd8; 8'h23: up_rdata <= 32'd8;
8'h28: up_rdata <= {24'd0, adc_usr_chanmax}; 8'h28: up_rdata <= {24'd0, adc_usr_chanmax};

32
library/common/up_dac_common.v
View File

@ -1,9 +1,9 @@
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc. // Copyright 2011(c) Analog Devices, Inc.
// //
// All rights reserved. // All rights reserved.
// //
// Redistribution and use in source and binary forms, with or without modification, // Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met: // are permitted provided that the following conditions are met:
// - Redistributions of source code must retain the above copyright // - Redistributions of source code must retain the above copyright
@ -21,16 +21,16 @@
// patent holders to use this software. // patent holders to use this software.
// - Use of the software either in source or binary form, must be run // - Use of the software either in source or binary form, must be run
// on or directly connected to an Analog Devices Inc. component. // on or directly connected to an Analog Devices Inc. component.
// //
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, // THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A // INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED. // PARTICULAR PURPOSE ARE DISCLAIMED.
// //
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, // IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY // EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR // RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, // BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF // STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. // THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// *************************************************************************** // ***************************************************************************
// *************************************************************************** // ***************************************************************************
@ -122,8 +122,8 @@ module up_dac_common (
output up_drp_sel; output up_drp_sel;
output up_drp_wr; output up_drp_wr;
output [11:0] up_drp_addr; output [11:0] up_drp_addr;
output [15:0] up_drp_wdata; output [31:0] up_drp_wdata;
input [15:0] up_drp_rdata; input [31:0] up_drp_rdata;
input up_drp_ready; input up_drp_ready;
input up_drp_locked; input up_drp_locked;
@ -168,8 +168,8 @@ module up_dac_common (
reg up_drp_status = 'd0; reg up_drp_status = 'd0;
reg up_drp_rwn = 'd0; reg up_drp_rwn = 'd0;
reg [11:0] up_drp_addr = 'd0; reg [11:0] up_drp_addr = 'd0;
reg [15:0] up_drp_wdata = 'd0; reg [31:0] up_drp_wdata = 'd0;
reg [15:0] up_drp_rdata_hold = 'd0; reg [31:0] up_drp_rdata_hold = 'd0;
reg up_status_ovf = 'd0; reg up_status_ovf = 'd0;
reg up_status_unf = 'd0; reg up_status_unf = 'd0;
reg [ 7:0] up_usr_chanmax = 'd0; reg [ 7:0] up_usr_chanmax = 'd0;
@ -280,9 +280,11 @@ module up_dac_common (
up_drp_status <= 1'b0; up_drp_status <= 1'b0;
end end
if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin
up_drp_rwn <= up_wdata[28]; up_drp_rwn <= up_wdata[12];
up_drp_addr <= up_wdata[27:16]; up_drp_addr <= up_wdata[11:0];
up_drp_wdata <= up_wdata[15:0]; end
if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1e)) begin
up_drp_wdata <= up_wdata;
end end
if (up_drp_ready == 1'b1) begin if (up_drp_ready == 1'b1) begin
up_drp_rdata_hold <= up_drp_rdata; up_drp_rdata_hold <= up_drp_rdata;
@ -329,8 +331,10 @@ module up_dac_common (
8'h16: up_rdata <= dac_clk_ratio; 8'h16: up_rdata <= dac_clk_ratio;
8'h17: up_rdata <= {31'd0, up_status_s}; 8'h17: up_rdata <= {31'd0, up_status_s};
8'h18: up_rdata <= {31'd0, up_dac_clksel}; 8'h18: up_rdata <= {31'd0, up_dac_clksel};
8'h1c: up_rdata <= {3'd0, up_drp_rwn, up_drp_addr, up_drp_wdata}; 8'h1c: up_rdata <= {19'd0, up_drp_rwn, up_drp_addr};
8'h1d: up_rdata <= {14'd0, up_drp_locked, up_drp_status, up_drp_rdata_hold}; 8'h1d: up_rdata <= {30'd0, up_drp_locked, up_drp_status};
8'h1e: up_rdata <= up_drp_wdata;
8'h1f: up_rdata <= up_drp_rdata_hold;
8'h22: up_rdata <= {30'd0, up_status_ovf, up_status_unf}; 8'h22: up_rdata <= {30'd0, up_status_ovf, up_status_unf};
8'h28: up_rdata <= {24'd0, dac_usr_chanmax}; 8'h28: up_rdata <= {24'd0, dac_usr_chanmax};
8'h2e: up_rdata <= up_dac_gpio_in; 8'h2e: up_rdata <= up_dac_gpio_in;