zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_hdmi_tx: Add parameter to configure the output clock polarity 

In order to maximize the window where it is safe to capture data we ideally
want to launch data on the opposite edge to which it is captured. Since the
edge on which data is captured depends on the connected device add a
parameter that allows to configure the launching edge.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2015-11-03 10:36:49 +01:00
parent 6dddac5d94
commit acd9efc528
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
library/axi_hdmi_tx/axi_hdmi_tx.v
View File

@ -103,6 +103,8 @@ module axi_hdmi_tx (
parameter CR_CB_N = 0; parameter CR_CB_N = 0;
parameter DEVICE_TYPE = 0; parameter DEVICE_TYPE = 0;
parameter EMBEDDED_SYNC = 0; parameter EMBEDDED_SYNC = 0;
/* 0 = Launch on rising edge, 1 = Launch on falling edge */
parameter OUT_CLK_POLARITY = 0;
localparam XILINX_7SERIES = 0; localparam XILINX_7SERIES = 0;
localparam XILINX_ULTRASCALE = 1; localparam XILINX_ULTRASCALE = 1;
@ -362,8 +364,8 @@ module axi_hdmi_tx (
if (DEVICE_TYPE == XILINX_ULTRASCALE) begin if (DEVICE_TYPE == XILINX_ULTRASCALE) begin
ODDRE1 #(.SRVAL(1'b0)) i_clk_oddr ( ODDRE1 #(.SRVAL(1'b0)) i_clk_oddr (
.SR (1'b0), .SR (1'b0),
.D1 (1'b1), .D1 (~OUT_CLK_POLARITY),
.D2 (1'b0), .D2 (OUT_CLK_POLARITY),
.C (hdmi_clk), .C (hdmi_clk),
.Q (hdmi_out_clk)); .Q (hdmi_out_clk));
end end
@ -375,8 +377,8 @@ module axi_hdmi_tx (
.sset (1'b0), .sset (1'b0),
.oe (1'b1), .oe (1'b1),
.outclocken (1'b1), .outclocken (1'b1),
.datain_h (1'b1), .datain_h (~OUT_CLK_POLARITY),
.datain_l (1'b0), .datain_l (OUT_CLK_POLARITY),
.outclock (hdmi_clk), .outclock (hdmi_clk),
.oe_out (), .oe_out (),
.dataout (hdmi_out_clk)); .dataout (hdmi_out_clk));
@ -386,8 +388,8 @@ module axi_hdmi_tx (
.R (1'b0), .R (1'b0),
.S (1'b0), .S (1'b0),
.CE (1'b1), .CE (1'b1),
.D1 (1'b1), .D1 (~OUT_CLK_POLARITY),
.D2 (1'b0), .D2 (OUT_CLK_POLARITY),
.C (hdmi_clk), .C (hdmi_clk),
.Q (hdmi_out_clk)); .Q (hdmi_out_clk));
end end