jesd204:tx_ctrl: Fix sync_bits instance
parent
0b20dbc2c9
commit
b632debc35
|
@ -93,17 +93,14 @@ reg cgs_enable = 1'b1;
|
||||||
|
|
||||||
wire [NUM_LINKS-1:0] status_sync_cdc;
|
wire [NUM_LINKS-1:0] status_sync_cdc;
|
||||||
|
|
||||||
genvar i;
|
sync_bits #(
|
||||||
generate
|
.NUM_OF_BITS (NUM_LINKS))
|
||||||
for (i=0; i<NUM_LINKS; i=i+1) begin : SYNC_CDC
|
i_cdc_sync (
|
||||||
sync_bits i_cdc_sync (
|
.in(sync),
|
||||||
.in(sync[i]),
|
|
||||||
.out_clk(clk),
|
.out_clk(clk),
|
||||||
.out_resetn(1'b1),
|
.out_resetn(1'b1),
|
||||||
.out(status_sync_cdc[i])
|
.out(status_sync_cdc)
|
||||||
);
|
);
|
||||||
end
|
|
||||||
endgenerate
|
|
||||||
assign status_sync = status_sync_cdc ^ cfg_links_disable;
|
assign status_sync = status_sync_cdc ^ cfg_links_disable;
|
||||||
|
|
||||||
always @(posedge clk) begin
|
always @(posedge clk) begin
|
||||||
|
|
Loading…
Reference in New Issue