zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sdrstk: Configured ad9361 in 1r1t mode

main
Adrian Costina 2016-11-10 17:06:42 +02:00
parent a54092c9bb
commit d29ef14f36
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
projects/sdrstk/system_bd.tcl
View File

@ -172,6 +172,7 @@ create_bd_port -dir I up_txnrx
set axi_ad9361 [create_bd_cell -type ip -vlnv analog.com:user:axi_ad9361:1.0 axi_ad9361]
set_property -dict [list CONFIG.ID {0}] $axi_ad9361
set_property -dict [list CONFIG.CMOS_OR_LVDS_N {1}] $axi_ad9361
set_property -dict [list CONFIG.MODE_1R1T {1}] $axi_ad9361
set axi_ad9361_dac_dma [create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9361_dac_dma]
set_property -dict [list CONFIG.DMA_TYPE_SRC {0}] $axi_ad9361_dac_dma