zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_jesd_gt : Added CDC and reset constraints

main
Adrian Costina 2015-04-23 11:03:51 +03:00
parent 1b4e6bdc80
commit d42c0bc431
2 changed files with 81 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

80
library/axi_jesd_gt/axi_jesd_gt_constr.xdc
View File

@ -1,4 +1,84 @@
set up_clk [get_clocks -of_objects [get_ports s_axi_aclk]]
set master_clk [get_clocks -of_objects [get_ports m_axi_aclk]]
set delay_clk [get_clocks -of_objects [get_ports drp_clk]]
set_property ASYNC_REG TRUE \
[get_cells -hier *toggle_m1_reg*] \
[get_cells -hier *toggle_m2_reg*] \
[get_cells -hier *state_m1_reg*] \
[get_cells -hier *state_m2_reg*] \
[get_cells -hier *axi_req_toggle_m1_reg*] \
[get_cells -hier *axi_req_toggle_m2_reg*] \
[get_cells -hier *es_dma_ack_toggle_m1_reg*] \
[get_cells -hier *es_dma_ack_toggle_m2_reg*] \
[get_cells -hier *rx_sysref_m1_reg*] \
[get_cells -hier *rx_sysref_m2_reg*] \
[get_cells -hier *tx_sysref_m1_reg*] \
[get_cells -hier *tx_sysref_m2_reg*] \
[get_cells -hier *rx_sync_m1_reg*] \
[get_cells -hier *rx_sync_m2_reg*] \
[get_cells -hier *tx_ip_sync_m1_reg*] \
[get_cells -hier *tx_ip_sync_m2_reg*] \
[get_cells -hier *up_rx_status_m1_reg*] \
[get_cells -hier *up_tx_status_m1_reg*] \
[get_cells -hier *up_rx_rst_done_m1_reg*]
set_false_path \
-from [get_cells -hier es_dma_req_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier axi_req_toggle_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier axi_ack_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier es_dma_ack_toggle_m1_reg* -filter {primitive_subgroup == flop}]
set_max_delay -datapath_only \
-from [get_cells -hier es_dma_data_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier axi_wdata_reg* -filter {primitive_subgroup == flop}] \
[get_property PERIOD $master_clk]
set_max_delay -datapath_only \
-from [get_cells -hier es_dma_addr_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier axi_awaddr_reg* -filter {primitive_subgroup == flop}] \
[get_property PERIOD $master_clk]
set_false_path \
-from [get_cells -hier up_rx_sysref_sel_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier rx_sysref_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier up_rx_sysref_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier rx_sysref_m1_reg* -filter {primitive_subgroup == flop}]
#set_false_path \
# -from [get_cells -hier tx_sysref_reg* -filter {primitive_subgroup == flop}] \
# -to [get_cells -hier tx_sysref_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier up_rx_sync_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier rx_sync_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier rx_sync_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier up_rx_status_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier d_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier up_xfer_state_m1_reg* -filter {primitive_subgroup == flop}]
set_max_delay -datapath_only \
-from [get_cells -hier up_xfer_data_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier d_data_cntrl_reg* -filter {primitive_subgroup == flop}] \
[get_property PERIOD $delay_clk]
set_false_path \
-from [get_cells -hier d_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier up_xfer_toggle_m1_reg* -filter {primitive_subgroup == flop}]
set_false_path \
-from [get_cells -hier up_xfer_toggle_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier d_xfer_state_m1_reg* -filter {primitive_subgroup == flop}]
set_max_delay -datapath_only \
-from [get_cells -hier d_xfer_data_reg* -filter {primitive_subgroup == flop}] \
-to [get_cells -hier up_data_status_reg* -filter {primitive_subgroup == flop}] \
[get_property PERIOD $up_clk]
set_false_path \
-from [get_pins -hier *RXUSRCLK2* ] \
-to [get_pins -hier up_rx_rst_done_m1_reg*/D ]
set_false_path \
-to [get_pins -hier */PRE -filter {NAME =~ *i_*rst_reg*}]

1
library/axi_jesd_gt/axi_jesd_gt_ip.tcl
View File

@ -19,6 +19,7 @@ adi_ip_files axi_jesd_gt [list \
"axi_jesd_gt_constr.xdc" ]
adi_ip_properties axi_jesd_gt
adi_ip_constraints axi_jesd_gt [list \
"axi_jesd_gt_constr.xdc" ]