zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ad_fmclidar1_ebz/README: A10SOC rework guide

main
István Csomortáni 2019-12-18 14:34:37 +02:00
parent 9ab4c0c783
commit d4b3a3f640
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
projects/ad_fmclidar1_ebz/README.md
View File

@ -15,7 +15,7 @@ Currently supported carriers:
| ------------- | ------------- | | ------------- | ------------- |
| ZC706 | FMC_HPC | | ZC706 | FMC_HPC |
| ZCU102 | HPC0 | | ZCU102 | HPC0 |
| Arria10SOC | FMCA_HPC | | Arria10SOC* | FMCA_HPC |
The design is easily portable to any Xilinx or Intel FPGA carrier board, which The design is easily portable to any Xilinx or Intel FPGA carrier board, which
has an FMC HPC connector, and have all the required connections. (See more info has an FMC HPC connector, and have all the required connections. (See more info
@ -23,6 +23,19 @@ in [system_constr.xdc](./zc706/system_constr.xdc) or [system_project.tcl](./a10s
You can find a porting guide in the [wiki.analog.com](https://wiki.analog.com/resources/fpga/docs/hdl/porting_project_quick_start_guide). You can find a porting guide in the [wiki.analog.com](https://wiki.analog.com/resources/fpga/docs/hdl/porting_project_quick_start_guide).
### NOTE
The Arria10SOC carrier requires a hardware rework to function correctly.
The rework connects FMC_A header pins directly to the FPGA so that they can be
accessed by the fabric.
#### Changes required:
**REMOVE**: R575, R576, R621, R633, R612, R613
**POPULATE**: R574, R577, R620, R632, R610, R611
### Directory Structure ### Directory Structure
| Directory | Description | | Directory | Description |