zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_dacfifo: Data from DMA is validated with dma_ready too

main
Istvan Csomortani 2017-02-24 12:32:25 +02:00
parent dfcd5214a0
commit debc6e2066
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
library/xilinx/axi_dacfifo/axi_dacfifo_wr.v
View File

@ -333,7 +333,7 @@ module axi_dacfifo_wr (
(MEM_RATIO == 8) ? {dma_mem_raddr, 3'b0} : (MEM_RATIO == 8) ? {dma_mem_raddr, 3'b0} :
{dma_mem_raddr, 4'b0}; {dma_mem_raddr, 4'b0};
assign dma_mem_last_read_s = dma_mem_last_read_toggle_m[2] ^ dma_mem_last_read_toggle_m[1]; assign dma_mem_last_read_s = dma_mem_last_read_toggle_m[2] ^ dma_mem_last_read_toggle_m[1];
assign dma_mem_wea_s = dma_xfer_req & dma_valid; assign dma_mem_wea_s = dma_xfer_req & dma_valid & dma_ready;
always @(posedge dma_clk) begin always @(posedge dma_clk) begin
if (dma_rst_s == 1'b1) begin if (dma_rst_s == 1'b1) begin