zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util_adxcvr: GTY TX phase and delay alignment circuit power down. 

Tied High when a) TX buffer bypass is not in use;
see UG578
main
Laszlo Nagy 2021-05-10 15:29:02 +01:00 committed by Laszlo Nagy
parent ef69fe36db
commit e1b73545e4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
library/xilinx/util_adxcvr/util_adxcvr_xch.v
View File

@ -3272,7 +3272,7 @@ module util_adxcvr_xch #(
.TXPDELECIDLEMODE (1'b0), .TXPDELECIDLEMODE (1'b0),
.TXPHALIGN (1'b0), .TXPHALIGN (1'b0),
.TXPHALIGNEN (1'b0), .TXPHALIGNEN (1'b0),
.TXPHDLYPD (1'b0), .TXPHDLYPD (1'b1),
.TXPHDLYRESET (1'b0), .TXPHDLYRESET (1'b0),
.TXPHDLYTSTCLK (1'b0), .TXPHDLYTSTCLK (1'b0),
.TXPHINIT (1'b0), .TXPHINIT (1'b0),