rfsom: ddr configuration
parent
7b073aaec1
commit
e25cfb9d9f
|
@ -23,38 +23,45 @@ set_property CONFIG.PCW_USB0_RESET_ENABLE {1}
|
|||
set_property CONFIG.PCW_USB0_RESET_IO {MIO 7} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} [get_bd_cells sys_ps7]
|
||||
|
||||
## DDR MT41K256M16 RE-125 (32M, 16bit, 8banks)
|
||||
## DDR MT41K256M16 HA-125 (32M, 16bit, 8banks)
|
||||
## package delay & routing delay & total
|
||||
## CLOCK: 137 374 511
|
||||
## DQS0: 98 291 389
|
||||
## DQS1: 120 292 412
|
||||
## DQS2: 119 296 415
|
||||
## DQS3: 141 291 432
|
||||
## DQ0: 103 291 394
|
||||
## DQ1: 119 292 411
|
||||
## DQ2: 124 296 420
|
||||
## DQ3: 144 291 435
|
||||
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {137}
|
||||
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {137}
|
||||
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {137}
|
||||
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {137}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {98.4}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {120.5}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {119.6}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {141}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.4}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {120.5}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {126.4}
|
||||
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {144}
|
||||
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CL {11} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CWL {8} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_T_RCD {11} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_T_RP {11} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_T_FAW {40} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.122} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.099} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.096} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.079} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.453} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.461} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.466} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.473} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.053} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.059} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.065} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.066} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.264} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.265} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.330} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.330} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {34} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {34} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {54} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {54} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {43.4} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {43.8} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {44.2} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {43.5} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {43.6} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {43.75} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {44.2} [get_bd_cells sys_ps7]
|
||||
set_property CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {43.5} [get_bd_cells sys_ps7]
|
||||
|
||||
|
|
Loading…
Reference in New Issue