zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

adrv936x/ccbox_lvds: unconnected clock for ad9361 input protection 

The 9361 protection circuits have no clocks connected,
export the clock from the block design for them.
main
Laszlo Nagy 2018-08-09 10:27:17 +01:00 committed by Laszlo Nagy
parent 05789e8978
commit ec8a2cd9c5
4 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
projects/adrv9361z7035/ccbox_lvds/system_bd.tcl
View File

@ -4,5 +4,8 @@ source ../common/ccbox_bd.tcl
cfg_ad9361_interface LVDS
create_bd_port -dir O sys_cpu_clk_out
ad_connect sys_cpu_clk sys_cpu_clk_out
set_property CONFIG.ADC_INIT_DELAY 29 [get_bd_cells axi_ad9361]

1
projects/adrv9361z7035/ccbox_lvds/system_top.v
View File

@ -369,6 +369,7 @@ module system_top (
.tdd_sync_o (),
.tdd_sync_t (),
.gps_pps (gps_pps),
.sys_cpu_clk_out (sys_cpu_clk),
.tx_clk_out_n (tx_clk_out_n),
.tx_clk_out_p (tx_clk_out_p),
.tx_data_out_n (tx_data_out_n),

3
projects/adrv9364z7020/ccbox_lvds/system_bd.tcl
View File

@ -4,5 +4,8 @@ source ../common/ccbox_bd.tcl
cfg_ad9361_interface LVDS
create_bd_port -dir O sys_cpu_clk_out
ad_connect sys_cpu_clk sys_cpu_clk_out
set_property CONFIG.ADC_INIT_DELAY 30 [get_bd_cells axi_ad9361]

1
projects/adrv9364z7020/ccbox_lvds/system_top.v
View File

@ -362,6 +362,7 @@ module system_top (
.tdd_sync_o (),
.tdd_sync_t (),
.gps_pps (gps_pps),
.sys_cpu_clk_out (sys_cpu_clk),
.tx_clk_out_n (tx_clk_out_n),
.tx_clk_out_p (tx_clk_out_p),
.tx_data_out_n (tx_data_out_n),