e2ca5a991a
spi_engine: Create interface_ip.tcl ( #1251 )
...
Use tcl script instead of static xmls for the interface.
Easier to maintain and are not gitignored.
Rename spi_master to spi_engine because every interface should be
prefixed by the IP name; in this case, spi_engine.
Also, remove interface/*.sv files on make clean and git ignore them.
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2024-02-28 10:31:46 -03:00
68461110aa
Replace link in license header from master to main
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2024-01-16 16:48:45 +02:00
107b043550
library: jesd204: Fixup Vivado exiting with error ( #1243 )
...
The lack of the create_xgui_files causes Vivado to exit with an error
when running multiple Vivado instances (parallel make case)
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2024-01-16 12:43:03 +00:00
86836f5a40
library/common: Added DAC custom read/write interface in up_dac_common.
...
The DAC common regmap was updated with 3 registers(rd/wr/ctrl) and 1 interface status flag for converters with custom control interface.
2023-10-02 11:07:08 +03:00
92be583369
ad_ip_jesd204_tpl_dac: Increase DDS phase DW support
...
Allow upto 32 bit phase data width support.
2023-09-26 18:39:28 +03:00
ff7b8ef6ae
Add LICENSE_ADIJESD204. Delete jesd204/README.md
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-09-07 10:45:49 +03:00
0590a4046c
Add copyright & license for all files needing ADI JESD specific license
...
* Added every year when the file was edited, with comma
* Range if it's consecutive years
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-09-07 10:45:49 +03:00
5c9b271f3a
Fix error regarding hierarchy that Vivado misses
...
* Solution from here: https://support.xilinx.com/s/article/69320?language=en_US
* Added in:
* util_cdc
* util_cic
* jesd204_rx/tx
* util_upack2
* axi_jesd204_common: used in axi_jesd204_rx/tx
* axi_jesd204_rx/tx
* jesd_common
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-08-01 18:12:40 +03:00
28c06d505f
Add/edit copyright and license for .v, .sv files
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-07-11 15:17:41 +03:00
db94628cc6
library & projects: Update Makefiles
...
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-01-27 11:54:05 +02:00
22fbb05256
Update IPs based on up_adc_common changes
2023-01-12 13:09:35 +02:00
28ace647d1
up_adc_common: Update IPs and adi_regmap_adc definition file to latest up_adc_common module
2022-10-05 14:56:36 +03:00
8960652c5a
library/jesd204/ad_ip_jesd204_tpl_adc: Added support for PN7 and PN15 ( #1019 )
2022-09-28 13:07:36 +03:00
ee3af4c9c6
axi_jesd204: Cleanup unused parameter
2022-08-25 12:35:42 +03:00
a1d31b4913
axi_jesd204_rx/jesd204_up_rx: Set buffer delay in beats of device clock
2022-08-25 12:35:42 +03:00
5c86c15ff3
library/jesd204: Add support for a gearbox ratio in which the TPL width is smaller than the PHY interface
2022-08-25 12:35:42 +03:00
567be16bf6
library/jesd204: Update the script which computes the TPL width to be able to assign custom values
2022-08-25 12:35:42 +03:00
d8a6e81c7e
jesd204/ad_ip_jesd204_tpl_adc: Fix data formater for N'=12 if DMA interface is also 12
2022-08-08 14:22:24 +03:00
482f0489a3
scripts: Merge adi_env.tcl into a single file
...
Move the new adi_env.tcl file from hdl/projects/scripts into hdl/scrips
2022-08-08 13:52:54 +03:00
929f80cd31
library/jesd204: Updated jesd to support more lanes
...
Modified the maximum number of supported lanes up to 32 lanes for every JESD layer
Signed-off-by: Filip Gherman <Filip.Gherman@analog.com>
2022-08-04 13:10:53 +03:00
472f41ad2c
ad_ip_jesd204_tpl_adc_hw.tcl: Add 14 bit option for converter resolution
2022-07-25 14:14:28 +03:00
0c0617d49e
libraries: Update modules according to guideline
...
* Added header license for the files that didn't have
* Modified parentheses
* Removed extra spaces at the end of lines
* Fixed parameters list to be each parameter on its line
* Deleted lines after endmodule and consecutive empty lines
* Fixed indentation
Signed-off-by: Iulia Moldovan <iulia.moldovan@analog.com>
2022-06-28 18:06:56 +03:00
d9ec44657f
libraries: Correct module name according to the filename
2022-04-01 16:02:46 +03:00
c1721e18dd
account for ADI_VIVADO_IP_LIBRARY global variable when adding subcores
2022-03-24 16:29:49 +02:00
4c7be950d1
ad_ip_jesd204_tpl_adc: Fix latency of valid signal
2022-02-16 10:27:50 +02:00
f245448976
ad_ip_jesd204_tpl_ : Add missing dependency
2022-02-07 19:14:01 +02:00
b5092662d5
ad_ip_jesd204_tpl_adc: Refactor external sync
...
- Add EXT_SYNC option
- Gate valid while in reset
2022-02-07 19:14:01 +02:00
4e644e4e74
jesd204/ad_ip_jesd204_tpl_dac: External sync refactor
...
- Expose EXT_SYNC parameter to sw
- Add external manual sync request
- Add rst to interface
2022-02-07 19:14:01 +02:00
9d8097389c
library/jesd204/jesd204_common/pipeline_stage.v: Initialize pipeline stage register
2022-01-12 13:43:20 +02:00
080925e8fe
library/jesd204: tpl timing bug fix
2022-01-12 10:14:55 +02:00
8e0a45dea9
jesd204_rx/jesd204_lane_latency_monitor.v: Fix for datapath width of 4
...
Current implementation is correct only for datapath width of 8.
The buswidth of latency measurement inside a beat has a fixed width (3 bits)
for each lane that must be taken in account when computing the total latency.
Signed-off-by: Laszlo Nagy <laszlo.nagy@analog.com>
2021-11-19 18:14:43 +02:00
7e5a638386
jesd204_versal_gt_adapter_rx/tx: Infer Versal GT interface
2021-11-19 14:01:48 +02:00
cb8cf4b3d2
jesd204/scripts: Helper procedure for TPL width calculation
2021-11-10 14:03:34 +02:00
a381fe3e92
ad_ip_jesd204_tpl_adc: Add value of 14 to CONVERTER_RESOLUTION parameter
...
Added new allowed value of 14 for the CONVERTER_RESOLUTION parameter.
Signed-off-by: Dan Hotoleanu <dan.hotoleanu@analog.com>
2021-11-04 12:18:06 +02:00
70cc53bbc8
ad_ip_jesd204_tpl_dac: Move external dac sync bit
2021-10-27 18:36:47 +03:00
076e81a17c
library: Add link to wiki for IPs
2021-10-25 10:44:53 +03:00
dbd5ffe4ed
jesd204_rx: fixed makefile
2021-10-07 12:48:08 +03:00
0c6c28ed84
jesd204/ad_ip_jesd204_tpl : Add support for 12 lanes
2021-10-06 15:49:56 +03:00
51b643b978
Makefile: Fix misc makefiles from projects and library
2021-10-05 14:24:48 +03:00
22e1366bfc
jesd204/jesd204_rx: Define tie off values for unused ports
2021-10-05 14:09:51 +03:00
aa93c17cdc
jesd204/jesd204_tx/jesd204_tx.v: Have FFs initial value, useful for simulation
2021-10-05 14:09:51 +03:00
1a9e7dbeb4
jesd204:jesd204_versal_gt_adapter_rx/tx: Add adapter for Versal transceiver IP
2021-10-05 14:09:51 +03:00
591a23156b
Makefiles: Update header with the appropriate license
2021-09-16 16:50:53 +03:00
12a3f8799e
JESD204 Interface Framework : add logo
...
Add a small logo for branding purposes.
Signed-off-by: Robin Getz <robin.getz@analog.com>
2021-09-16 16:49:52 +03:00
8afc03abab
jesd204/ad_ip_jesd204_tpl_dac: Intel: Add support for AD916x preset files
2021-08-16 07:22:50 +03:00
569257c4f3
Fix width of device_cfg_octets_per_multiframe
...
The width of the parameter `device_cfg_octets_per_multiframe` doesn't match the width in the submodules and corresponding slave module jesd204_tx, resulting in a warning generated during validation in Vivado. This patch increases the width of this parameter in axi_jesd204_tx.
2021-07-27 11:34:34 +03:00
20fc00a811
jesd204/ad_ip_jesd204_tpl_dac: Support for F=64
2021-07-27 11:31:19 +03:00
c39b6b2ac8
jesd20r_rx/jesd204_tx: Support for F=64
2021-07-27 11:31:19 +03:00
4407d72d42
esd204/ad_ip_jesd204_tpl_adc: Support more datapath widths
2021-07-27 11:31:19 +03:00
c808d8c3c7
ad_ip_jesd204_tpl_adc: Max number of lanes is 32
2021-07-27 10:28:48 +03:00
Jorge Marques
Iulia Moldovan
PopPaul2021
AndreiGrozav
alin724
PopPaul2021
Laszlo Nagy
Ionut Podgoreanu
Iacob_Liviu
Filip Gherman
Nick Pillitteri
Dan Hotoleanu
Adrian Costina
Robin Getz
Isaac T
Istvan Csomortani