zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
6,274 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

3 Commits (045327c8dbf14ad166b275389252e0756d8ba8b6)

Author SHA1 Message Date
Iulia Moldovan 0c0617d49e libraries: Update modules according to guideline 
* Added header license for the files that didn't have
* Modified parentheses
* Removed extra spaces at the end of lines
* Fixed parameters list to be each parameter on its line
* Deleted lines after endmodule and consecutive empty lines
* Fixed indentation

Signed-off-by: Iulia Moldovan <iulia.moldovan@analog.com>
 2022-06-28 18:06:56 +03:00
David Winter 6be4ea92a7 library: axi_tdd: Make synchronization stage optional 
Signed-off-by: David Winter <david.winter@analog.com>
 2022-04-20 10:54:53 +03:00
David Winter 30cc7d7420 axi_tdd: Add standalone axi_tdd IP core 
This commit adds a standalone TDD IP core based on the
existing up_tdd_cntrl module and the up_axi pcore <-> axi bridge.

Signed-off-by: David Winter <david.winter@analog.com>
 2021-06-26 08:27:54 +03:00