Iulia Moldovan
|
c9a7d4d927
|
Add copyright and license to .tcl, .ttcl files
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
|
2023-07-25 15:22:26 +03:00 |
AndreiGrozav
|
fdb829347a
|
ad9083 based projects: Expose JESD parameters
|
2022-10-12 17:50:17 +03:00 |
Ionut Podgoreanu
|
f957d81db1
|
ad9083_evb_bd: Connect util_ad9083_rx_cpack reset to adc_rst
|
2022-05-27 09:20:09 +03:00 |
AndreiGrozav
|
ef377e58be
|
ad9083_evb_bd: make the project more generic
Allow external parameters and a more flexible configuration.
|
2022-05-12 16:11:17 +03:00 |
LIacob106
|
64452a6c16
|
ad9083: Add reference design for ad9083_a10soc
|
2022-03-28 16:04:38 +03:00 |
Ionut Podgoreanu
|
0f8cc9e66b
|
ad9083: Using variables instead of hard coded nets
|
2022-03-15 10:53:31 +02:00 |
Adrian Costina
|
907b750943
|
ad9083: Removed FIFO and increased DMAC transfer length
|
2021-07-28 12:45:20 +03:00 |
Laszlo Nagy
|
1db04a47b8
|
ad9083_evb: Update parameters to 10Gpbs lane rate
|
2021-04-19 13:21:34 +03:00 |
sergiu arpadi
|
3dce87d09b
|
ad9083: Add reference design for ad9083 eval board
|
2021-03-10 10:52:03 +02:00 |