Rejeesh Kutty
|
8063ba2b66
|
make updates
|
2017-03-20 16:05:18 -04:00 |
|
Rejeesh Kutty
|
9b6dd27c23
|
ad9361- delay initialization
|
2017-03-15 12:06:59 -04:00 |
|
Rejeesh Kutty
|
1b3f752c3d
|
pzsdr1/pzsdr2/pluto- add iodelay report
|
2017-03-10 12:55:22 -05:00 |
|
Rejeesh Kutty
|
c598e84258
|
remove processing order (no clock def dependency)
|
2017-02-22 16:02:08 -05:00 |
Adrian Costina
|
6a9b7580de
|
pzsdr1: ccusb, renamed clk_out to clkout_in
|
2017-02-14 11:54:46 +02:00 |
|
Adrian Costina
|
165ba76d9d
|
pzsdr1: Added FIFOs for DAC and ADC paths so that they work at l_clk or l_clk/2
|
2017-01-18 12:01:24 +02:00 |
|
Rejeesh Kutty
|
170c781d02
|
hdlmake.pl- updates
|
2016-12-01 13:52:11 -05:00 |
|
Adrian Costina
|
0faa1ebff2
|
pzsdr1: ccusb_lvds, add flag_a,flag_b signals
|
2016-11-30 17:38:04 +02:00 |
|
Adrian Costina
|
8c4279f618
|
pzsdr1: Added ccusb_lvds initial project
|
2016-11-22 16:58:34 +02:00 |