Adrian Costina
|
780455d68c
|
Makefile: Updated makefiles. Added makefiles for altera
|
2015-04-09 17:57:06 +03:00 |
Rejeesh Kutty
|
5f8e9a74ea
|
makefile: updated
|
2015-04-07 16:32:01 -04:00 |
|
Rejeesh Kutty
|
4f7f109056
|
util_adcfifo: added
|
2015-04-07 16:08:38 -04:00 |
|
Adrian Costina
|
f79a152958
|
Makefiles: updated all makefiles adding clean functionality
|
2015-04-03 11:57:54 +03:00 |
|
Rejeesh Kutty
|
0dc0d825a6
|
makefile: added
|
2015-04-01 16:29:01 -04:00 |
|
Rejeesh Kutty
|
cf85f0b0bb
|
daq2/vc707: gpio_bd is 21bits
|
2015-03-26 14:18:26 -04:00 |
|
Rejeesh Kutty
|
90a8d91c36
|
daq2/vc707: 2014.4 updates
|
2015-03-26 14:02:43 -04:00 |
|
Rejeesh Kutty
|
17918bf735
|
daq2/vc707: 2014.4 updates
|
2015-03-26 14:02:39 -04:00 |
|
Rejeesh Kutty
|
6b1eac4211
|
daq2/vc707: 2014.4 updates
|
2015-03-26 14:02:34 -04:00 |
|
Rejeesh Kutty
|
6a85724793
|
daq2/vc707: 2014.4 updates
|
2015-03-26 14:02:31 -04:00 |
|
Rejeesh Kutty
|
e111e1336e
|
conflicts-
|
2015-02-06 22:14:21 -05:00 |
Istvan Csomortani
|
e1d8dd10a9
|
daq2: Initial check in of the VC707 based project
NOTE: Can not communicate with the clock chip, rx/tx PLL not locking.
|
2015-01-28 16:24:06 +02:00 |