158c10df34
projects: starndadize the jesd make parameters
2022-09-13 11:53:21 +03:00
482f0489a3
scripts: Merge adi_env.tcl into a single file
...
Move the new adi_env.tcl file from hdl/projects/scripts into hdl/scrips
2022-08-08 13:52:54 +03:00
961ebe0cc2
projects: Update .v files according to guideline
...
Deleted lines after endmodule and consecutive empty lines.
Modified parentheses, extra spaces.
Fixed indentation.
Fixed parameters list to be each parameter on its line.
Signed-off-by: Iulia Moldovan <iulia.moldovan@analog.com>
2022-06-28 18:06:56 +03:00
171daab8f2
ad9081_fmca_ebz: a10soc: Update resistor change comment
...
A board rework is required so the clocks, chip selects or sync signal reach the part correctly. Without this the link will not come up.
2022-06-21 14:19:58 +03:00
bdd5686e95
ad9081_fmca_ebz/a10soc: Make second sync CMOS and GPIO controllable
2022-05-26 09:13:05 +03:00
8df1d8eade
ad9081_fmca_ebz: Update parameter description
2022-03-11 13:16:22 +02:00
adad6c930d
ad9081_fmca_ebz_qsys.tcl: Add RX_LANE_RATE and TX_LANE_RATE parameters
...
For ad9081/a10soc project, the RX_LANE_RATE and TX_LANE_RATE were computed
from SAMPLE_RATE. Remove SAMPLE_RATE and add RX_LANE_RATE and TX_LANE_RATE
as parameters. Update also computation examples from comments.
Signed-off-by: stefan.raus <stefan.raus@analog.com>
2021-11-12 13:04:57 +02:00
51b643b978
Makefile: Fix misc makefiles from projects and library
2021-10-05 14:24:48 +03:00
591a23156b
Makefiles: Update header with the appropriate license
2021-09-16 16:50:53 +03:00
e9e278c898
ad9081_fmca_ebz: Remove bypass gpio
...
Signed-off-by: David Winter <david.winter@analog.com>
2021-08-06 11:55:24 +03:00
af3e1c7003
ad9081_fmca_ebz/a10soc: Np 12 support
2021-02-05 15:24:15 +02:00
0fd5590e56
ad9081_fmca_ebz: a10soc: Initial version
...
Parametrizable project with default profile of:
M=8 L=4 SampleRate=250 MSPS
LaneRate=10 Gbps
2021-02-05 10:24:59 +02:00
LIacob106
Iulia Moldovan
Laszlo Nagy
Laszlo Nagy
stefan.raus
Adrian Costina
David Winter