pluto_hdl_adi

Commit Graph

Author	SHA1	Message	Date
Istvan Csomortani	157afcbc33	tb_base: Fix various test benches The tb_base.v verilog files does not contain a full module definition, just some plain test code. In general the files is sourced inside the test bench main module. As is, defining a timescale in these files will generate an error, because timescale directive can not be inside a module. Delete all the timescale directive from these files.	2019-05-17 11:20:48 +03:00
Adrian Costina	168e1951ee	library: Add `timescale to modules that are missing it	2019-05-15 15:37:44 +03:00
Lars-Peter Clausen	b3f027fc89	axi_dmac: Add simple register map testbench Add a testbench that exercises the basic functionality of the axi_dmac register map module. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>	2018-05-03 14:49:06 +02:00

Author

SHA1

Message

Date

Istvan Csomortani

157afcbc33

tb_base: Fix various test benches

The tb_base.v verilog files does not contain a full module definition,
just some plain test code. In general the files is sourced inside the
test bench main module. As is, defining a timescale in these files will
generate an error, because timescale directive can not be inside a
module.

Delete all the timescale directive from these files.

2019-05-17 11:20:48 +03:00

Adrian Costina

168e1951ee

library: Add `timescale to modules that are missing it

2019-05-15 15:37:44 +03:00

Lars-Peter Clausen

b3f027fc89

axi_dmac: Add simple register map testbench

Add a testbench that exercises the basic functionality of the axi_dmac
register map module.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>

2018-05-03 14:49:06 +02:00

3 Commits (514aadb54e61a0040d8a188e13782038ca40033a)