Sergiu Arpadi
|
6f2f2b8626
|
makefile: Regenerate make files
|
2021-01-20 01:02:56 +02:00 |
|
sergiu arpadi
|
acbbd4636a
|
sysid: Upgrade framework, header/ip are now at 2/1.1.a
Unify tcl scripts; rename adi_pd_intel.tcl to adi_pd.tcl
add git branch to internal use area; update log prints;
update xilixn projects; fix cn0506 sysid script;
|
2021-01-20 01:02:56 +02:00 |
Istvan Csomortani
|
e41ba7f6f5
|
adrv9009zu11eg: Use adi_project_create instead of adi_project
|
2021-01-15 15:26:43 +02:00 |
|
Istvan Csomortani
|
2799777657
|
adrv9009zu11eg/adrv2crr_fmc: Fix hmc7044_car_gpio connections
|
2020-11-11 07:07:29 -05:00 |
Adrian Costina
|
9093a8c428
|
library: Move ad_iobuf to the common library, as it's not Xilinx specific
Updated all system_project and Makefiles
|
2020-11-02 16:13:35 +02:00 |
|
Sergiu Arpadi
|
d8ab27b2af
|
sysid: Remove cstring init string
|
2020-09-30 19:12:24 +03:00 |
|
Adrian Costina
|
c4b94fc564
|
adrv9009zu11eg: Add S JESD204 parameter for the projects
|
2020-02-18 11:19:02 +02:00 |
|
Adrian Costina
|
645696e5b4
|
adrv9009zu11eg: Extend SPI connection to the PL HD PINS expansion
|
2020-02-18 11:19:02 +02:00 |
|
Adrian Costina
|
09ad67bfd7
|
adrv9009zu11eg: Make the project more parametrizable
|
2019-12-04 14:59:18 +02:00 |
|
Adrian Costina
|
0cb5c0bdaf
|
adv9009zu11eg: Update FPGA to -2. Update DDR4 clock frequency
|
2019-11-27 16:27:44 +02:00 |
|
Adrian Costina
|
dfe3258a4f
|
adrv9009zu11eg: Add axi_sysid
|
2019-11-19 10:29:57 +02:00 |
|
Adrian Costina
|
a589a2c7eb
|
adrv9009_zu11eg_som: Change design partitioning
Create a structure similar with ADRV936x projects
|
2019-11-14 15:25:23 +02:00 |