Fix bypass and undate the general functionality. If bypass enabled the FIFO will function as a normal CDC FIFO.
Xilinx recommends that all synchronizer flip-flops have their ASYNC_REG property set to true in order to preserve the synchronizer cells through any logic optimization during synthesis and implementation.
Istvan Csomortani
Rejeesh Kutty