Rejeesh Kutty
|
3f92381bd0
|
daq2/a10gx- project/constraint updates
|
2017-06-06 16:09:15 -04:00 |
AndreiGrozav
|
b78e9d8c27
|
daq2_a10gx: Set XCVR Tx/RX clk/data voltage levels at 1V
|
2017-03-01 11:32:17 +02:00 |
|
Rejeesh Kutty
|
5df30ac6b0
|
daq2/a10gx- xcvr sharing
|
2016-09-12 14:57:50 -04:00 |
Istvan Csomortani
|
f784557895
|
lib_refactoring: IOBUF is a Xilinx macro, no need to use with Altera
|
2016-08-08 15:06:34 +03:00 |
|
Rejeesh Kutty
|
ae1dd1d58e
|
daq2/a10gx- qsys updates
|
2016-06-07 12:28:04 -04:00 |
Adrian Costina
|
ea57b3c03c
|
daq2: A10GX, add project specific IP search paths
|
2015-11-25 10:58:36 +02:00 |
|
Adrian Costina
|
a81625e1fa
|
daq2: Updated a10gx project
|
2015-11-24 13:28:53 +02:00 |
|
Rejeesh Kutty
|
827fc1e29a
|
remove auto-pack disable
|
2015-08-20 13:54:16 -04:00 |
|
Rejeesh Kutty
|
0e587dd955
|
daq2/a10gx-- ad-rst unpack
|
2015-08-19 13:26:38 -04:00 |
|
Rejeesh Kutty
|
b3102b5095
|
daq2/a10gx-- xcvr+base changes
|
2015-07-21 11:01:45 -04:00 |
|
Rejeesh Kutty
|
4b8d764852
|
daq2- base system modifications
|
2015-07-20 09:31:44 -04:00 |
|
Rejeesh Kutty
|
a2e7fb9491
|
daq2/a10gx: qsys signal tap version
|
2015-07-13 10:07:18 -04:00 |
|
Rejeesh Kutty
|
8c0d74aa90
|
transceiver split up outside qsys
|
2015-07-10 11:44:42 -04:00 |
|
Rejeesh Kutty
|
f1dd2435b4
|
signal tap removed
|
2015-07-08 15:47:31 -04:00 |
|
Rejeesh Kutty
|
6bc24e25eb
|
stap- need to be qsys
|
2015-06-29 13:26:32 -04:00 |
|
Rejeesh Kutty
|
67df6b3ea8
|
a10gx- disable lab cell on dsp input register
|
2015-06-19 14:32:54 -04:00 |
|
Rejeesh Kutty
|
4a701d3895
|
a10gx- no-ddr
|
2015-06-01 11:00:02 -04:00 |
|
Rejeesh Kutty
|
ad3198f623
|
a10gx: top level fixes
|
2015-05-21 14:06:15 -04:00 |
|
Rejeesh Kutty
|
dc0eea5f0f
|
a10gx: updates--
|
2015-05-11 11:56:26 -04:00 |
|
Rejeesh Kutty
|
75e055dab9
|
daq2/a10gx- initial commit
|
2015-05-11 11:56:23 -04:00 |