3 Commits (843c2565f7c8ecab81c5028ae9a13f1a3762e07c)

Author	SHA1	Message	Date
Istvan Csomortani	ac2e5a9dac	constraints: Update constraints ... Xilinx recommends that all synchronizer flip-flops have their ASYNC_REG property set to true in order to preserve the synchronizer cells through any logic optimization during synthesis and implementation.	2017-02-24 13:43:32 +02:00
Rejeesh Kutty	0def596b43	axi_xcvrlb- updates	2016-09-21 11:04:22 -04:00
Rejeesh Kutty	d497a7b0ae	axi_xcvrlb- constraints	2016-09-21 11:04:22 -04:00