zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
6,392 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

4 Commits (8668c52fe7fff71a3083e1307a3836d9a0f50364)

Author SHA1 Message Date
Iulia Moldovan 28c06d505f Add/edit copyright and license for .v, .sv files 
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
 2023-07-11 15:17:41 +03:00
PopPaul2021 e94df1d7da library/axi_ad7768: Data valid signal updates 
If the sampling clock is lower than dclk*number_of_active_lines*32 the interface should wait for the next adc_ready signal to reset the counter.
The adc_valid_p signal should be set high just for a clock period after the sample was captured.
 2023-03-01 15:52:05 +02:00
PopPaul2021 eb663876d7 axi_ad7768: modified adc_format values and crc_err flag has to be RW1C 2022-11-15 15:43:46 +02:00
PopPaul2021 cc18f90579
Added axi_ad7768 IP Core (#989) 
* projects/ad7768evb: Initial commit with axi_ad7768 IP

* library/axi_ad7768: Initial commit for AD7768/AD7768-4
 2022-08-24 16:57:14 +03:00