Adrian Costina
|
780455d68c
|
Makefile: Updated makefiles. Added makefiles for altera
|
2015-04-09 17:57:06 +03:00 |
Rejeesh Kutty
|
5f8e9a74ea
|
makefile: updated
|
2015-04-07 16:32:01 -04:00 |
|
Adrian Costina
|
f79a152958
|
Makefiles: updated all makefiles adding clean functionality
|
2015-04-03 11:57:54 +03:00 |
|
Rejeesh Kutty
|
0184d2a4c7
|
makefile: added
|
2015-04-01 16:30:05 -04:00 |
|
Rejeesh Kutty
|
a16ded55cf
|
makefile: added
|
2015-04-01 16:30:04 -04:00 |
|
Rejeesh Kutty
|
ef32088c25
|
makefile: added
|
2015-04-01 16:30:03 -04:00 |
|
Adrian Costina
|
037484e1d0
|
usdrx1: Updated project to the latest framework
|
2015-03-25 17:39:51 +02:00 |
Istvan Csomortani
|
4ea86de4db
|
usdrx1_zc706: Update interrupts.
|
2014-11-27 14:03:54 +02:00 |
|
Istvan Csomortani
|
d1af4d2951
|
usdrx1_fmc: Fix GT lane number definition.
|
2014-11-27 14:03:10 +02:00 |
|
Adrian Costina
|
25f37ffce7
|
usdrx1: Added cpld configuration files
|
2014-11-03 12:54:54 +02:00 |
|
Adrian Costina
|
56374cf592
|
usdrx1: Added synchronization, updated constraints, added timing check for a5gt project
|
2014-10-29 19:29:42 +02:00 |
|
Adrian Costina
|
a0d27a117c
|
usdrx1: Updated project with new synchronization mechanism. Fixed timing constraints
|
2014-10-22 13:20:44 +03:00 |
|
Istvan Csomortani
|
17675863e0
|
all_projects: Fix the interrupt connections to preserve IRQ layout
|
2014-10-22 11:48:08 +03:00 |
|
Adrian Costina
|
8934a66013
|
usdrx1: Update project so that the AD9671 cores can be synchronized
|
2014-10-13 17:06:40 +03:00 |
|
Rejeesh Kutty
|
adf4893a27
|
usdrx1: remove constraints and other changes
|
2014-10-09 15:25:08 -04:00 |
|
Adrian Costina
|
2dfcb0c599
|
usdrx1: Initial commit for a5gt
axi_ad9671: added start of frame information to the altera core.
|
2014-10-07 19:41:54 +03:00 |
|
acostina
|
296983707b
|
usdrx1: Updated project to 2014.2
|
2014-09-23 22:45:50 -04:00 |
|
acostina
|
5af2474d51
|
usdrx1: axi_ad9671 / axi_jesd_gt added signal for frame synchronization
|
2014-09-23 22:44:33 -04:00 |
|
Adrian Costina
|
bdf01738a1
|
ultrasound: disconnected ADN4670 chips from SPI lines.
Connected everything to ground so that the the clock selected is 0 and all outputs are enabled
|
2014-09-23 22:30:42 -04:00 |
|
Adrian Costina
|
d33fb07587
|
usdrx1: Modified the GPIO assignments so that board specific GPIOs start from GPIO 32.
GPIOs for which the directions is known, have been specifically assigned.
The SPI clock has been changed to a lower frequency.
|
2014-09-16 15:56:19 -04:00 |
|
Adrian Costina
|
d4db53c3b0
|
usdrx1_spi: Modified module to be compatible with altera
|
2014-09-16 15:53:11 -04:00 |
Lars-Peter Clausen
|
50faf0c53a
|
Remove executable flags from non-exectuable files
|
2014-09-09 15:05:06 +02:00 |
|
Adrian Costina
|
a773cc4992
|
usdrx1: updated project
ad_jesd_align wasa updated to be able to work with frames that have more than 4 octets per frame
|
2014-09-01 15:18:39 +03:00 |
|
Adrian Costina
|
6e444559b5
|
usdrx1: global clock fix
|
2014-06-10 18:09:49 +03:00 |
|
Rejeesh Kutty
|
38126c404c
|
usdrx1: spi signal definitions
|
2014-04-11 14:28:23 -04:00 |
|
Rejeesh Kutty
|
06b28d2e24
|
ad9671: compile fixes
|
2014-04-11 14:28:22 -04:00 |
|
Rejeesh Kutty
|
96541f0a7f
|
usdrx1: zc706 updated for usdrx1
|
2014-04-10 11:05:13 -04:00 |
|
Rejeesh Kutty
|
6f36f74eea
|
usdrx1: common board files
|
2014-04-10 11:05:11 -04:00 |
|
Rejeesh Kutty
|
ac1c145a61
|
usdrx1: initial checkin
|
2014-04-10 11:05:10 -04:00 |