David Winter
|
9faef440b2
|
data_offload: Bump hdl version
Signed-off-by: David Winter <david.winter@analog.com>
|
2021-08-06 11:55:24 +03:00 |
|
David Winter
|
a89d0e6176
|
data_offload: Fix AXI register map
Signed-off-by: David Winter <david.winter@analog.com>
|
2021-08-06 11:55:24 +03:00 |
|
David Winter
|
537a284115
|
data_offload: Fix readme images
Signed-off-by: David Winter <david.winter@analog.com>
|
2021-08-06 11:55:24 +03:00 |
Istvan Csomortani
|
6516b09a31
|
data_offload: Update README and generic block design
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
26518cdace
|
data_offload: Add block diagrams
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
9b1108ea87
|
data_offload: Flush the DMA if the transaction size is bigger than the storage
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
c82b0fb420
|
data_offload: Delete fifo_dst_rlast
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
0436a82f4e
|
data_offload: Fix alignment of write last beat and write full
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
378daf031c
|
data_offload: Improve timing in regmap
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
c27a0e4add
|
data_offload: Fix fifo_dst_ready generation
|
2021-08-06 11:55:24 +03:00 |
|
Istvan Csomortani
|
86b611c1f7
|
data_offload: Initial commit
|
2021-08-06 11:55:24 +03:00 |