zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
2,973 Commits
1 Branch
0 Tags
23 MiB
Commit Graph

5 Commits (a0318ae8683097be85e9404bb6622510f077aa18)

Author SHA1 Message Date
Adrian Costina 521c41ce32 adrv9371x: Updated a10soc project. Common design differentiates between nios and a10soc carrier 2016-09-08 11:44:45 +03:00
Adrian Costina d18f6aa816 adrv9371x: A10GX, added adcfifo 
- connected dac dma to 133 MHz clock
- set explicit clock rate to xcvr reference clock bridge
 2016-08-26 14:46:48 +03:00
Adrian Costina 215edb11c6 adrv9371: A10GX, updated design 
- disable reconfiguration for RX transceivers and enabled the reconfiguration for TX transceiver. They cannot be enabled at the same time at this point
- update FIFO SIZE to 16 for all DMAs
- updated memory connections to 256 bit and moved clock connection to 133 MHz, for all DMAs.
 2016-08-23 18:25:48 +03:00
Adrian Costina 41203d07e9 adrv9371x: A10GX, update SPI connection 2016-08-18 17:42:27 +03:00
Adrian Costina 5c27ccd1fa adrv9371x: Added common qsys tcl 2016-08-16 15:34:10 +03:00