Rejeesh Kutty
403f8c0631
util_cpack: ipi doesn't like local params
2014-11-21 15:32:13 -05:00
Rejeesh Kutty
3b500bafcc
util_cpack: add port controls on ipi
2014-11-21 15:32:12 -05:00
Rejeesh Kutty
5ca2944b70
library/util_cpack: initial checkin
2014-11-21 15:32:10 -05:00
Istvan Csomortani
1834cf6d38
adi_prcfg_project: Update the PR design flow
...
Optimization directive kept on default in the implementation flow.
2014-11-21 19:26:33 +02:00
Istvan Csomortani
83d79a6acf
fmcomms2_pr: Update system_project script for mitx
...
Bist logic is using the pnmon module for PRBS checking.
2014-11-21 19:23:12 +02:00
Istvan Csomortani
6517a94929
fmcomms2_pr: Update interrupts and iobuf
...
No functional changes, update to the new interrupt path, and change the
iobuf instantiation in order to keep consistency.
2014-11-21 19:22:03 +02:00
Istvan Csomortani
65588f1b67
fmcomms2_pr: Cosmetic changes of mitx system top.
2014-11-21 19:20:30 +02:00
Istvan Csomortani
84f8377beb
fmcjedadc1_vc707: Add support for linear flash interface
2014-11-21 19:19:21 +02:00
Istvan Csomortani
e8546b9c3b
fmcjesdadc1: Update interrupts for KC705 and VC707
2014-11-21 19:18:30 +02:00
Istvan Csomortani
b0f571ce0c
fmcjesdadc1: Fix parameter lane number for GT core
2014-11-21 19:17:29 +02:00
Istvan Csomortani
c0f4d7e2b5
mitx045_common: Definition file patch
...
In 2014.2 tool version, the way how a definition file needs to be applied is different
The command "apply_bd_automation" should be used, instead setting property PCW_IMPORT_BOARD_PRESET
In non-project mode (PR design flow), after creating the static design the type of the board is set.
NOTE: the definition file for mitx must be installed accordingly in order to get this work
See link: http://zedboard.org/support/documentation/2056
2014-11-21 19:14:37 +02:00
Istvan Csomortani
5e08e18022
ad9434_fmc: Update interrupts
2014-11-21 19:06:48 +02:00
Rejeesh Kutty
db004641d3
kcu105: dmafifo address width change
2014-11-20 09:28:03 -05:00
Rejeesh Kutty
cdd1408d3c
dmafifo: parameterized address width
2014-11-20 09:28:02 -05:00
Istvan Csomortani
2912372d6e
ad9625_fmc: Add support for AD-JESDCLOCK1-EBZ
...
Connect the SPARE_CLOCK_DUT pin to GPIO, this will be used to reset the AD9527.
The SPI interface for the clock chip is already integrated into the design.
2014-11-18 14:11:51 +02:00
Istvan Csomortani
bbf1f0c156
adi_project: Add board definition for mitx045
2014-11-18 10:05:57 +02:00
Istvan Csomortani
e3378cd6cb
mitx045_board_definition: revert old board definition file
...
Revert commit 4f6aa159b8
. Those changes won't solve the issue.
mitx045.xml is the supported version under 2013.4
2014-11-18 10:05:55 +02:00
Istvan Csomortani
6e194dbcc0
adv7511_ac701: Fix project source files definition
2014-11-18 10:05:54 +02:00
Istvan Csomortani
766589637e
prcfg_zc706: Update data width and project script
2014-11-18 10:05:53 +02:00
Istvan Csomortani
42874bfe81
prcfg_library: Major update
...
Get rid of the QPSK symbol wrapper for now. The DMA data path is using the 2 LSB bits.
2014-11-18 10:05:52 +02:00
Istvan Csomortani
5c7e8eb926
prcfg_setup: Fix data width, delete invalid ILA configurations
2014-11-18 10:05:51 +02:00
Istvan Csomortani
bd57c2246e
prcfg: Increase the PR portion area in order to increase the DSP resource.
2014-11-18 10:05:49 +02:00
Istvan Csomortani
344f1bb539
adv7511_kc705: Fix project source definition
2014-11-18 10:05:48 +02:00
Adrian Costina
01b3495a81
fmcomms1: Updated ZC706 project to be compatible with util_wfifo and increased system_constr.xdc priority
2014-11-17 18:33:21 +02:00
Adrian Costina
20a3f322e7
fmcomms1: Updated zc702 project
...
- fixed timing constraints, increased system_constr.xdc priority
- used ad_iobuf
- updated interrupt system to latest implementation
2014-11-17 18:32:12 +02:00
Adrian Costina
adcd16d033
fmcomms1: Updated zed project
...
- fixed timing constraints
- used ad_iobuf
- updated interrupt system to latest implementation
2014-11-17 18:31:24 +02:00
Rejeesh Kutty
a4724f8396
es: added kcu105 gth
2014-11-17 09:55:12 -05:00
Rejeesh Kutty
b1c91fac92
es: added kcu105 gth
2014-11-17 09:55:10 -05:00
Rejeesh Kutty
fd305f2eff
es: added kcu105 gth
2014-11-17 09:55:09 -05:00
Adrian Costina
6dd1226696
axi_ad9643: Fixed constraint file
2014-11-17 12:12:09 +02:00
Adrian Costina
8831d9dbd7
axi_ad9122: fixed constraint file
2014-11-17 12:11:20 +02:00
Adrian Costina
2744d0cb37
util_wfifo: Update to implement flip flops
2014-11-17 12:10:21 +02:00
Rejeesh Kutty
5d1a0a14bf
ad9625x2_fmc: dma fifo changes
2014-11-14 16:00:32 -05:00
Rejeesh Kutty
41ffc66c26
fifo2s: removed m interface
2014-11-13 15:00:03 -05:00
Rejeesh Kutty
2eb80715e3
ad9625_fmc: dma fifo changes
2014-11-13 14:13:00 -05:00
Istvan Csomortani
eaacd4d49a
adi_project.tcl: Fix message severity (working solution)
...
Need to define the default/initial severity too.
2014-11-13 18:55:43 +02:00
Istvan Csomortani
4bcf338e9b
adi_project.tcl : Fix message severity
...
When message severity is set to 'error', need to do it quiet, other way the tool will stop after synthesis, complaining for previous errors.
2014-11-13 16:33:47 +02:00
Istvan Csomortani
5baa015246
kc705_base: Delete timing constraints
2014-11-13 16:30:37 +02:00
Rejeesh Kutty
3915f7d5f4
daq2: kcu105 dma-fifo changes
2014-11-12 15:25:13 -05:00
Rejeesh Kutty
d79e95b774
daq2: dma-fifo changes
2014-11-12 15:24:54 -05:00
Rejeesh Kutty
074662a622
dmafifo: common interface with fifo2s
2014-11-12 15:24:31 -05:00
Rejeesh Kutty
8761db438e
axi_fifo2f: common interface with fifo2s
2014-11-12 15:15:32 -05:00
Rejeesh Kutty
855919ee8e
plddr3: internal buswidth/clock conversion
2014-11-12 14:43:50 -05:00
Rejeesh Kutty
dbf5acde76
plddr3: internal buswidth/clock conversion
2014-11-12 14:43:49 -05:00
Rejeesh Kutty
c6af2696b3
plddr3: internal buswidth/clock conversion
2014-11-12 14:43:48 -05:00
Rejeesh Kutty
925e966eb6
axi_fifo2s: fifo full replaced with ready
2014-11-12 14:43:47 -05:00
Rejeesh Kutty
5fc4f1b000
axi_fifo2s: buswidth fix
2014-11-12 14:43:46 -05:00
Rejeesh Kutty
d204a7c2b7
axi_fifo2s: include bus width/clock transfer
2014-11-12 14:43:44 -05:00
Rejeesh Kutty
e7cec7171e
axi_fifo2s: include bus width/clock transfer
2014-11-12 14:43:43 -05:00
Rejeesh Kutty
4381f20a6a
axi_fifo2s: include bus width/clock transfer
2014-11-12 14:43:42 -05:00