LIacob106
3e297f54dd
projects/adrv9009zu11eg: expose jesd params to make and add FMCOMMS8 parameter
...
Expose JESD parameters to make.
Add FMCOMMS8 parameter.
Changed the name of the observation path to match the rest of the repo.
Replace old dac_data_width formula with a more generic one.
2022-09-26 14:26:31 +03:00
Iacob_Liviu
482f0489a3
scripts: Merge adi_env.tcl into a single file
...
Move the new adi_env.tcl file from hdl/projects/scripts into hdl/scrips
2022-08-08 13:52:54 +03:00
Adrian Costina
4cf53f373b
Revert "adrv9009zu11eg: Integrate data_offload"
...
This reverts commit 78999e154e
.
The integration wasn't properly tested
2021-08-19 21:43:09 +03:00
Istvan Csomortani
78999e154e
adrv9009zu11eg: Integrate data_offload
2021-08-06 11:55:24 +03:00
Istvan Csomortani
e41ba7f6f5
adrv9009zu11eg: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
Adrian Costina
9093a8c428
library: Move ad_iobuf to the common library, as it's not Xilinx specific
...
Updated all system_project and Makefiles
2020-11-02 16:13:35 +02:00
Adrian Costina
c4b94fc564
adrv9009zu11eg: Add S JESD204 parameter for the projects
2020-02-18 11:19:02 +02:00
Adrian Costina
09ad67bfd7
adrv9009zu11eg: Make the project more parametrizable
2019-12-04 14:59:18 +02:00
Adrian Costina
0cb5c0bdaf
adv9009zu11eg: Update FPGA to -2. Update DDR4 clock frequency
2019-11-27 16:27:44 +02:00
Adrian Costina
a589a2c7eb
adrv9009_zu11eg_som: Change design partitioning
...
Create a structure similar with ADRV936x projects
2019-11-14 15:25:23 +02:00