e909962fb0
common/ad_upack: Generic unpacker core and testbench
...
Unpacker:
- unpack O_W number of data units from I_W number of data units
- data unit defined in bits by UNIT_W e.g 8 is a byte
2021-02-05 15:24:15 +02:00
b4ebd4357f
common/ad_pack: Generic packer core and testbench
...
Packer:
- pack I_W number of data units into O_W number of data units
- data unit defined in bits by UNIT_W e.g 8 is a byte
2021-02-05 15:24:15 +02:00
6ef803e7ab
jesd204: Make character replacement opt in feature
...
In order to keep resource utilization low and for better timing closure
allow disabling of the character replacement logic.
If the parameter is set the frame alignment monitoring is limited to links
where scrambling is on.
2021-02-05 15:24:15 +02:00
7093e10ebf
jesd204: Fixed TX frame mark timing. Added start and end of multiframe signals as RX and TX ports
2021-02-05 15:24:15 +02:00
400c3927f7
jesd204: Add support for 8-byte JESD204B, frame alignment character insertion/replacement
...
Add support to JESD204 RX and TX core for 8-byte 8b/10b link mode,
and frame alignment character replace/insert with or without scrambling.
Add support for xcelium simulator to jesd204/tb
Increased cores minor version.
2021-02-05 15:24:15 +02:00
7be66b63c1
adrv9009zu11eg:fmcomms8: Fix lane swapping for TX channels 0 and 1 on the FMCOMMS8
2021-02-05 15:07:09 +02:00
6d504d14cf
fmcomms8: zcu102: Fix lane swapping
2021-02-05 15:07:09 +02:00
769b195800
util_axis_fifo: Add support for tlast
2021-02-05 13:35:06 +02:00
0fd5590e56
ad9081_fmca_ebz: a10soc: Initial version
...
Parametrizable project with default profile of:
M=8 L=4 SampleRate=250 MSPS
LaneRate=10 Gbps
2021-02-05 10:24:59 +02:00
6e6c51dd27
common/a10soc: Bridge support
2021-02-05 10:24:59 +02:00
f0b753321a
common/intel: Add util_adcfifo integration script
2021-02-05 10:24:59 +02:00
3041e77659
ad40xx/zed: Update constraints
2021-02-04 11:04:32 +02:00
05469a011c
ad40xx/xilinx: Activate AXI_SLICE_SRC for the DMA
2021-02-04 11:04:32 +02:00
93f46ef6e3
spi_engine_execution: Add constraints file
2021-02-04 11:04:32 +02:00
ab10bd136e
spi_engine_execution: Add echoed SCLK support
...
There are boards (e.g. AD4630-24) which take the SCLK and echo back to
the FPGA through a level shifter - doing this removes the effect of
round-trip timing delays from the level shifter. This is commonly done
whenever isolators are used since they are very slow.
By setting the ECHO_SCLK parameter to 1, the IP will use the incoming
echoed SCLK clock to latch the SDI line(s). The sdi_data_valid is still
synchronous to the SPI clock, and it's generated after the last valid
SDI latch.
The designer's responsibility is to time the SDI shift registers in order to
respect the design requirements.
2021-02-04 11:04:32 +02:00
6f4053f3b0
util_adxcvr: Fix PRBS synchroniser typo
...
The control lines for TX PRBS must be synchronized using the TX clock.
2021-01-29 14:01:25 +02:00
dd4c8d6807
adrv9001/zcu102: Add debug header
2021-01-26 15:22:41 +02:00
728904af09
adrv9001/zcu102: Run postRoutePhysOpt to close Rx1 to Rx2 path timing
2021-01-26 15:22:41 +02:00
bae7e48c50
adrv9001/common: Run DMAs @ 100MHz
2021-01-26 15:22:41 +02:00
714d557245
axi_adrv9001: Add opt-in synthesis parameters
2021-01-26 15:22:41 +02:00
31929167d3
axi_adrv9001: Use global clocks for divided down clock
2021-01-26 15:22:41 +02:00
8476993c1b
ad_pnmon: Fix zero checking when valid not constant
2021-01-26 15:22:41 +02:00
c7046a6d72
axi_adrv9001:axi_adrv9001_rx_channel: fix ramp signal checking
2021-01-26 15:22:41 +02:00
f68c222489
cn0501/coraz7s: Fix sysid
2021-01-22 15:40:37 +02:00
669217db8b
ad_tdd_control: Avoid single pulses if tx_only or rx_only
2021-01-20 13:00:01 +02:00
843c2565f7
up_tdd_cntrl: Split large synchronizer in smaller ones
...
This will help placement.
2021-01-20 13:00:01 +02:00
54c2cf7d12
ad_tdd_control: Fix rx/tx only behavior
...
When tx_only disable rx_enable and vice-versa
2021-01-20 13:00:01 +02:00
bb44e5399f
adrv9001/zed: Connect TDD sync to PMOD JA1
2021-01-20 13:00:01 +02:00
a47cc59c67
common/up_tdd_cntrl: Fix read data when read is idle
2021-01-20 13:00:01 +02:00
3918d43cd1
adrv9001/zcu102: Add TDD sync to PMOD0 J55.1
2021-01-20 13:00:01 +02:00
fe9f72db9c
adrv9001/common: Export TDD mode signal
2021-01-20 13:00:01 +02:00
58f2eec127
axi_adrv9001: Export TDD mode
2021-01-20 13:00:01 +02:00
18b2a8b0a7
adrv9001/zed: Add TDD support
2021-01-20 13:00:01 +02:00
0c2745361b
adrv9001/zcu102: Add TDD support
2021-01-20 13:00:01 +02:00
afa3f11206
axi_adrv9001: Add TDD support
2021-01-20 13:00:01 +02:00
7e63113734
library/common/up_tdd_cntrl: Make address generic
2021-01-20 13:00:01 +02:00
6f2f2b8626
makefile: Regenerate make files
2021-01-20 01:02:56 +02:00
da61515d41
ad40xx: Fix bd.tcl script
2021-01-20 01:02:56 +02:00
acbbd4636a
sysid: Upgrade framework, header/ip are now at 2/1.1.a
...
Unify tcl scripts; rename adi_pd_intel.tcl to adi_pd.tcl
add git branch to internal use area; update log prints;
update xilixn projects; fix cn0506 sysid script;
2021-01-20 01:02:56 +02:00
da9828a63e
ad9081:zcu102: Expose parameters to environment
...
Allow setting project parameters from the environment.
2021-01-19 17:10:08 +02:00
d82f61b9af
util_axis_fifo: Add KEEP synthesis attribute for zerodeep CDC
...
Vivado synthesis is optimizing out the zerodeep block, resulting untreated
clock domain crossing. Set KEEP attribute for the registers.
2021-01-19 14:28:07 +02:00
235fb4859a
usrpe31x: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
f1421c91ee
sidekiqz2: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
f68393ecb9
adrv936x: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
3e237459e3
pluto: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
d9639db991
m2k: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
e41ba7f6f5
adrv9009zu11eg: Use adi_project_create instead of adi_project
2021-01-15 15:26:43 +02:00
9ec3408c79
adi_project_xilinx: Fix the adi_project process
...
In most of the standalone projects the generic project creation flow is not followed. The project's device
is defined manualy. This fix makes sure that those projects still builds without an issue.
NOTE: In these case we should use adi_project_create directly in system_project.tcl.
2021-01-15 15:26:43 +02:00
b9ac8df503
project-xilinx.mk: Add *.hbs to clean list
2021-01-15 13:50:53 +02:00
067b57d404
vc707: Fix mdio intf
2021-01-15 13:50:53 +02:00
Laszlo Nagy
Matt Blanton
Adrian Costina
Istvan Csomortani
Sergiu Arpadi