Rejeesh Kutty
|
39d23032f1
|
daq2- qsys updates
|
2016-05-23 10:55:44 -04:00 |
Adrian Costina
|
72151bb1a6
|
a10gx: Updated base design to include MMU
|
2016-05-13 18:44:41 +03:00 |
Rejeesh Kutty
|
8b2542b181
|
daq2/a10gx: 10AX115S3F45E2SGE3 version
|
2016-04-20 16:01:12 -04:00 |
AndreiGrozav
|
679d471d75
|
Merge branch 'hdl_2016_r1' into dev
hdl_2016_r1 contains IP core upgrades to Vivado 2015.4.2 and hdmi_tx improvements.
|
2016-04-19 18:05:50 +03:00 |
Adrian Costina
|
657144d9a7
|
a10gx: Updated base design and DAQ2 to the new revision of the a10gx board
- tried using ATX PLL and fPLL for TX transceiver clocks, but could not get them to lock
- CMU PLL works correctly as temporary solution
|
2016-03-28 13:21:36 +03:00 |
Adrian Costina
|
377461e0d4
|
Merge branch 'hdl_2015_r2' into dev
|
2016-02-19 14:15:27 +02:00 |
Adrian Costina
|
ad9ecbbbb6
|
daq2: Updated a10gx project to quartus 15.1.1
|
2016-02-05 17:43:05 +02:00 |
Rejeesh Kutty
|
650d426301
|
a10gx/base: set gpio to 32
|
2015-12-11 10:14:37 -05:00 |
Adrian Costina
|
83399ef6ee
|
a10gx: Updated common project to work with Linux (enabled MMU)
|
2015-11-04 13:35:52 +02:00 |
Rejeesh Kutty
|
01c0fdc809
|
daq2/a10gx- ethernet fix
|
2015-09-02 14:31:15 -04:00 |
Rejeesh Kutty
|
e760aa424a
|
daq2/a10gx-- intmem to ddr
|
2015-08-19 13:26:38 -04:00 |
Rejeesh Kutty
|
8cc3aa0865
|
ddr- 933/233
|
2015-08-19 13:26:38 -04:00 |
Rejeesh Kutty
|
08e46c5ff2
|
a10gx-base: data-master connections
|
2015-07-21 10:53:54 -04:00 |
Rejeesh Kutty
|
a87b8fbf94
|
a10gx- base system only
|
2015-07-20 09:29:30 -04:00 |