laurent-19
|
2ae09c9808
|
Check guidelines. Remove redundancies
* Removed empty/commented lines
* Regenerated Makefiles
* Removed redundancies adc channels data width
* Set data width 32-bit: max resolution and CRC header
Signed-off-by: laurent-19 <laurentiu.popa@analog.com>
|
2023-03-29 15:08:07 +03:00 |
|
laurent-19
|
1bef2bf304
|
projects/ad7134_fmc: Update bd SPIE hierarchy, spi trigger, ODR
* Updated bd spi hierarchy, see library/spi_engine.tcl
* Enabled ext_clk for PWM to use 96 MHz spi clk
* Modified PWM channels used:
- ch1: ODR - 850 ns period, 130 ns high time
==> max fODR = 1.18 MHz
- ch0: trigger - 850 ns period, 30 phase shift
==> 10 ns between falling ODR rising DCLK
* Changed spi offload trigger signal:
- replaced edge detect,sync_bits IPs with PWM trigger
Signed-off-by: laurent-19 <laurentiu.popa@analog.com>
|
2023-03-29 15:08:07 +03:00 |
sergiu arpadi
|
4827e5eb18
|
ad7134_fmc: Switch offload trigger to falling ODR
|
2022-02-07 14:41:25 +02:00 |
|
Sergiu Arpadi
|
297bed6721
|
ad7134_fmc: Change ODR signal to output
FPGA is now generating the ODR signal using axi_pwm_gen.
Both ADCs are now in slave mode.
|
2022-02-07 14:41:25 +02:00 |
Stanca Pop
|
12c474ba13
|
ad7134: Change maximum data width from 24b to 32b
|
2019-10-16 17:35:24 +03:00 |
Istvan Csomortani
|
21ce53f765
|
Revert "Move GTM projects to gtm_projects branch"
This reverts commit 171093eca4.
|
2019-06-28 11:18:29 +03:00 |
Adrian Costina
|
171093eca4
|
Move GTM projects to gtm_projects branch
|
2018-06-15 16:28:40 +03:00 |
|
Istvan Csomortani
|
53fa482837
|
ad7134_fmc: Initial commit
|
2018-04-11 15:09:54 +03:00 |