Adrian Costina
|
b7ca17f02b
|
scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects
|
2017-06-07 12:06:50 +03:00 |
Istvan Csomortani
|
df36902713
|
lib_refactoring: Fix path of the IO macros
|
2016-08-08 15:07:19 +03:00 |
|
Istvan Csomortani
|
0162009099
|
cftl_cip: Update project to the new frame work.
|
2015-04-02 15:14:04 +03:00 |
|
Istvan Csomortani
|
2d607d765b
|
cftl_cip: Add a clock input to the device core, for the SPI clock.
This clock can be adjustable from the system_project.tcl
|
2015-02-04 14:55:17 +02:00 |
|
Istvan Csomortani
|
659e0cca4e
|
cftl_cip: Initial check in.
Project cftl_cip supports the following Circuits from the Lab pmods:
+ EVAL-CN0350-PMDZ
+ EVAL-CN0335-PMDZ
+ EVAL-CN0336-PMDZ
+ EVAL-CN0337-PMDZ
Note: Additional testing needed!
|
2015-01-23 18:29:32 +02:00 |