Adrian Costina
|
3ea60bca5d
|
fmcjesdadc1: a5gt, design working with quartus 15.0
- added cpack to the design
- removed 166 MHz clock as it is not needed. DMA destination is 512 bits
- removed clock bridge between DMA and DDR
|
2015-07-23 18:11:53 +03:00 |
Rejeesh Kutty
|
0a8823361f
|
fmcjesdadc1/a5gt: 14.1 updates
|
2015-04-03 14:54:57 -04:00 |
|
Adrian Costina
|
9672271155
|
fmcjestadc1: a5gt: Updated project to work with linux and fixed ethernet
- added phy reset mechanism for proper functioning of the ethernet
- not all DDR is accesible, as NIOS2 can't access it with MMU enabled
|
2015-01-23 13:30:56 +02:00 |
Lars-Peter Clausen
|
50faf0c53a
|
Remove executable flags from non-exectuable files
|
2014-09-09 15:05:06 +02:00 |
|
Rejeesh Kutty
|
cb29b83b05
|
a5gt: updates to match a5gt
|
2014-08-25 10:46:59 -04:00 |
|
Rejeesh Kutty
|
6a19b34a00
|
a5gt: added tightly coupled memory
|
2014-04-03 20:50:17 -04:00 |
|
Rejeesh Kutty
|
12e5cc91bd
|
make signaltap/timing part of the flow
|
2014-04-03 20:50:15 -04:00 |
|
Rejeesh Kutty
|
e85153b5dd
|
altera hal version
|
2014-04-01 21:12:11 -04:00 |
|
Rejeesh Kutty
|
04df908fbf
|
altera-fmcjesdadc1 initial checkin
|
2014-04-01 12:01:57 -04:00 |
|
Rejeesh Kutty
|
0d678b89ed
|
altera a5gt fmcjesdadc1 setup
|
2014-04-01 11:46:37 -04:00 |