source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
source $ad_hdl_dir/projects/common/zc706/zc706_system_plddr3.tcl

p_plddr3_fifo [current_bd_instance .] usdrx1_fifo 512

create_bd_port -dir I -type rst sys_rst
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk

set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]

ad_connect  sys_rst usdrx1_fifo/sys_rst
ad_connect  sys_clk usdrx1_fifo/sys_clk
ad_connect  ddr3 usdrx1_fifo/ddr3

create_bd_addr_seg -range 0x40000000 -offset 0x80000000 \
  [get_bd_addr_spaces usdrx1_fifo/axi_adcfifo/axi] \
  [get_bd_addr_segs usdrx1_fifo/axi_ddr_cntrl/memmap/memaddr] \
  SEG_axi_ddr_cntrl_memaddr

source ../common/usdrx1_bd.tcl