260 lines
8.5 KiB
Verilog
260 lines
8.5 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright (C) 2023-2024 Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
input [12:0] gpio_bd_i,
|
|
output [ 7:0] gpio_bd_o,
|
|
|
|
inout iic_scl,
|
|
inout iic_sda,
|
|
|
|
input ref_clk_p,
|
|
input ref_clk_n,
|
|
input core_clk_p,
|
|
input core_clk_n,
|
|
input [ 3:0] rx_data_p,
|
|
input [ 3:0] rx_data_n,
|
|
output [ 3:0] tx_data_p,
|
|
output [ 3:0] tx_data_n,
|
|
output rx_sync_p,
|
|
output rx_sync_n,
|
|
output rx_os_sync_p,
|
|
output rx_os_sync_n,
|
|
input tx_sync_p,
|
|
input tx_sync_n,
|
|
input tx_sync_1_p,
|
|
input tx_sync_1_n,
|
|
input sysref_p,
|
|
input sysref_n,
|
|
|
|
output spi_csn_ad9528,
|
|
output spi_csn_adrv9026,
|
|
output spi_clk,
|
|
output spi_mosi,
|
|
input spi_miso,
|
|
|
|
inout ad9528_reset_b,
|
|
inout ad9528_sysref_req,
|
|
inout adrv9026_tx1_enable,
|
|
inout adrv9026_tx2_enable,
|
|
inout adrv9026_tx3_enable,
|
|
inout adrv9026_tx4_enable,
|
|
inout adrv9026_rx1_enable,
|
|
inout adrv9026_rx2_enable,
|
|
inout adrv9026_rx3_enable,
|
|
inout adrv9026_rx4_enable,
|
|
inout adrv9026_test,
|
|
inout adrv9026_reset_b,
|
|
inout adrv9026_gpint1,
|
|
inout adrv9026_gpint2,
|
|
inout adrv9026_orx_ctrl_a,
|
|
inout adrv9026_orx_ctrl_b,
|
|
inout adrv9026_orx_ctrl_c,
|
|
inout adrv9026_orx_ctrl_d,
|
|
|
|
inout adrv9026_gpio_00,
|
|
inout adrv9026_gpio_01,
|
|
inout adrv9026_gpio_02,
|
|
inout adrv9026_gpio_03,
|
|
inout adrv9026_gpio_04,
|
|
inout adrv9026_gpio_05,
|
|
inout adrv9026_gpio_06,
|
|
inout adrv9026_gpio_07,
|
|
inout adrv9026_gpio_08,
|
|
inout adrv9026_gpio_09,
|
|
inout adrv9026_gpio_10,
|
|
inout adrv9026_gpio_11,
|
|
inout adrv9026_gpio_12,
|
|
inout adrv9026_gpio_13,
|
|
inout adrv9026_gpio_14,
|
|
inout adrv9026_gpio_15,
|
|
inout adrv9026_gpio_16,
|
|
inout adrv9026_gpio_17,
|
|
inout adrv9026_gpio_18
|
|
);
|
|
|
|
// internal signals
|
|
|
|
wire [94:0] gpio_i;
|
|
wire [94:0] gpio_o;
|
|
wire [94:0] gpio_t;
|
|
wire [20:0] gpio_bd;
|
|
wire [ 2:0] spi_csn;
|
|
wire ref_clk;
|
|
wire rx_sync;
|
|
wire rx_os_sync;
|
|
wire tx_sync;
|
|
wire tx_sync_1;
|
|
wire sysref;
|
|
|
|
assign gpio_i[94:69] = gpio_o[94:69];
|
|
assign gpio_i[31:21] = gpio_o[31:21];
|
|
assign rx_os_sync = 1'b0;
|
|
|
|
// instantiations
|
|
|
|
IBUFDS_GTE4 i_ibufds_rx_ref_clk (
|
|
.CEB (1'd0),
|
|
.I (ref_clk_p),
|
|
.IB (ref_clk_n),
|
|
.O (ref_clk),
|
|
.ODIV2 ());
|
|
|
|
IBUFDS i_core_clk_ibufds_1 (
|
|
.I (core_clk_p),
|
|
.IB (core_clk_n),
|
|
.O (core_clk_in));
|
|
|
|
BUFG i_core_clk_bufg (
|
|
.I (core_clk_in),
|
|
.O (core_clk));
|
|
|
|
OBUFDS i_obufds_rx_sync (
|
|
.I (~rx_sync),
|
|
.O (rx_sync_p),
|
|
.OB (rx_sync_n));
|
|
|
|
OBUFDS i_obufds_rx_os_sync (
|
|
.I (rx_os_sync),
|
|
.O (rx_os_sync_p),
|
|
.OB (rx_os_sync_n));
|
|
|
|
IBUFDS i_ibufds_tx_sync (
|
|
.I (tx_sync_p),
|
|
.IB (tx_sync_n),
|
|
.O (tx_sync));
|
|
|
|
IBUFDS i_ibufds_tx_sync_1 (
|
|
.I (tx_sync_1_p),
|
|
.IB (tx_sync_1_n),
|
|
.O (tx_sync_1));
|
|
|
|
IBUFDS i_ibufds_sysref (
|
|
.I (sysref_p),
|
|
.IB (sysref_n),
|
|
.O (sysref));
|
|
|
|
ad_iobuf #(
|
|
.DATA_WIDTH(37)
|
|
) i_iobuf (
|
|
.dio_t ({gpio_t[68:32]}),
|
|
.dio_i ({gpio_o[68:32]}),
|
|
.dio_o ({gpio_i[68:32]}),
|
|
.dio_p ({ ad9528_reset_b, // 68
|
|
ad9528_sysref_req, // 67
|
|
adrv9026_tx1_enable, // 66
|
|
adrv9026_tx2_enable, // 65
|
|
adrv9026_tx3_enable, // 64
|
|
adrv9026_tx4_enable, // 63
|
|
adrv9026_rx1_enable, // 62
|
|
adrv9026_rx2_enable, // 61
|
|
adrv9026_rx3_enable, // 60
|
|
adrv9026_rx4_enable, // 59
|
|
adrv9026_test, // 58
|
|
adrv9026_reset_b, // 57
|
|
adrv9026_gpint1, // 56
|
|
adrv9026_gpint2, // 55
|
|
adrv9026_orx_ctrl_a, // 54
|
|
adrv9026_orx_ctrl_b, // 53
|
|
adrv9026_orx_ctrl_c, // 52
|
|
adrv9026_orx_ctrl_d, // 51
|
|
adrv9026_gpio_00, // 50
|
|
adrv9026_gpio_01, // 49
|
|
adrv9026_gpio_02, // 48
|
|
adrv9026_gpio_03, // 47
|
|
adrv9026_gpio_04, // 46
|
|
adrv9026_gpio_05, // 45
|
|
adrv9026_gpio_06, // 44
|
|
adrv9026_gpio_07, // 43
|
|
adrv9026_gpio_08, // 42
|
|
adrv9026_gpio_09, // 41
|
|
adrv9026_gpio_10, // 40
|
|
adrv9026_gpio_11, // 39
|
|
adrv9026_gpio_12, // 38
|
|
adrv9026_gpio_13, // 37
|
|
adrv9026_gpio_14, // 36
|
|
adrv9026_gpio_15, // 35
|
|
adrv9026_gpio_16, // 34
|
|
adrv9026_gpio_17, // 33
|
|
adrv9026_gpio_18})); // 32
|
|
|
|
assign gpio_i[ 7: 0] = gpio_o[ 7: 0];
|
|
assign gpio_i[20: 8] = gpio_bd_i;
|
|
assign gpio_bd_o = gpio_o[ 7: 0];
|
|
|
|
assign spi_csn_adrv9026 = spi_csn[0];
|
|
assign spi_csn_ad9528 = spi_csn[1];
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.dac_fifo_bypass (gpio_o[69]),
|
|
.gpio_i (gpio_i),
|
|
.gpio_o (gpio_o),
|
|
.gpio_t (gpio_t),
|
|
.core_clk (core_clk),
|
|
.rx_data_0_n (rx_data_n[0]),
|
|
.rx_data_0_p (rx_data_p[0]),
|
|
.rx_data_1_n (rx_data_n[1]),
|
|
.rx_data_1_p (rx_data_p[1]),
|
|
.rx_data_2_n (rx_data_n[2]),
|
|
.rx_data_2_p (rx_data_p[2]),
|
|
.rx_data_3_n (rx_data_n[3]),
|
|
.rx_data_3_p (rx_data_p[3]),
|
|
.rx_ref_clk_0 (ref_clk),
|
|
.rx_sync_0 (rx_sync),
|
|
.rx_sysref_0 (sysref),
|
|
.spi0_sclk (spi_clk),
|
|
.spi0_csn (spi_csn),
|
|
.spi0_miso (spi_miso),
|
|
.spi0_mosi (spi_mosi),
|
|
.spi1_sclk (),
|
|
.spi1_csn (),
|
|
.spi1_miso (1'b0),
|
|
.spi1_mosi (),
|
|
.tx_data_0_n (tx_data_n[0]),
|
|
.tx_data_0_p (tx_data_p[0]),
|
|
.tx_data_1_n (tx_data_n[1]),
|
|
.tx_data_1_p (tx_data_p[1]),
|
|
.tx_data_2_n (tx_data_n[2]),
|
|
.tx_data_2_p (tx_data_p[2]),
|
|
.tx_data_3_n (tx_data_n[3]),
|
|
.tx_data_3_p (tx_data_p[3]),
|
|
.tx_ref_clk_0 (ref_clk),
|
|
.tx_sync_0 (tx_sync),
|
|
.tx_sysref_0 (sysref));
|
|
|
|
endmodule |