432 lines
13 KiB
Verilog
432 lines
13 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2011(c) Analog Devices, Inc.
|
|
//
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without modification,
|
|
// are permitted provided that the following conditions are met:
|
|
// - Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// - Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in
|
|
// the documentation and/or other materials provided with the
|
|
// distribution.
|
|
// - Neither the name of Analog Devices, Inc. nor the names of its
|
|
// contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
// - The use of this software may or may not infringe the patent rights
|
|
// of one or more patent holders. This license does not release you
|
|
// from the requirement that you obtain separate licenses from these
|
|
// patent holders to use this software.
|
|
// - Use of the software either in source or binary form, must be run
|
|
// on or directly connected to an Analog Devices Inc. component.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
|
|
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
|
|
// PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
//
|
|
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
|
|
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
|
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
|
|
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
sys_rst,
|
|
sys_clk_p,
|
|
sys_clk_n,
|
|
|
|
uart_sin,
|
|
uart_sout,
|
|
|
|
ddr3_addr,
|
|
ddr3_ba,
|
|
ddr3_cas_n,
|
|
ddr3_ck_n,
|
|
ddr3_ck_p,
|
|
ddr3_cke,
|
|
ddr3_cs_n,
|
|
ddr3_dm,
|
|
ddr3_dq,
|
|
ddr3_dqs_n,
|
|
ddr3_dqs_p,
|
|
ddr3_odt,
|
|
ddr3_ras_n,
|
|
ddr3_reset_n,
|
|
ddr3_we_n,
|
|
|
|
sgmii_rxp,
|
|
sgmii_rxn,
|
|
sgmii_txp,
|
|
sgmii_txn,
|
|
|
|
phy_rstn,
|
|
mgt_clk_p,
|
|
mgt_clk_n,
|
|
mdio_mdc,
|
|
mdio_mdio,
|
|
|
|
fan_pwm,
|
|
|
|
gpio_lcd,
|
|
gpio_led,
|
|
gpio_sw,
|
|
|
|
iic_rstn,
|
|
iic_scl,
|
|
iic_sda,
|
|
|
|
hdmi_out_clk,
|
|
hdmi_hsync,
|
|
hdmi_vsync,
|
|
hdmi_data_e,
|
|
hdmi_data,
|
|
|
|
spdif,
|
|
|
|
rx_ref_clk_0_p,
|
|
rx_ref_clk_0_n,
|
|
rx_data_0_p,
|
|
rx_data_0_n,
|
|
rx_ref_clk_1_p,
|
|
rx_ref_clk_1_n,
|
|
rx_data_1_p,
|
|
rx_data_1_n,
|
|
rx_sysref_p,
|
|
rx_sysref_n,
|
|
rx_sync_0_p,
|
|
rx_sync_0_n,
|
|
rx_sync_1_p,
|
|
rx_sync_1_n,
|
|
|
|
spi_csn_0,
|
|
spi_csn_1,
|
|
spi_clk,
|
|
spi_sdio,
|
|
spi_dirn,
|
|
|
|
trig_p,
|
|
trig_n,
|
|
vdither_p,
|
|
vdither_n,
|
|
pwr_good,
|
|
dac_clk,
|
|
dac_data,
|
|
dac_sync_0,
|
|
dac_sync_1,
|
|
fd_1,
|
|
irq_1,
|
|
fd_0,
|
|
irq_0,
|
|
pwdn_1,
|
|
rst_1,
|
|
drst_1,
|
|
arst_1,
|
|
pwdn_0,
|
|
rst_0,
|
|
drst_0,
|
|
arst_0);
|
|
|
|
input sys_rst;
|
|
input sys_clk_p;
|
|
input sys_clk_n;
|
|
|
|
input uart_sin;
|
|
output uart_sout;
|
|
|
|
output [ 13:0] ddr3_addr;
|
|
output [ 2:0] ddr3_ba;
|
|
output ddr3_cas_n;
|
|
output [ 0:0] ddr3_ck_n;
|
|
output [ 0:0] ddr3_ck_p;
|
|
output [ 0:0] ddr3_cke;
|
|
output [ 0:0] ddr3_cs_n;
|
|
output [ 7:0] ddr3_dm;
|
|
inout [ 63:0] ddr3_dq;
|
|
inout [ 7:0] ddr3_dqs_n;
|
|
inout [ 7:0] ddr3_dqs_p;
|
|
output [ 0:0] ddr3_odt;
|
|
output ddr3_ras_n;
|
|
output ddr3_reset_n;
|
|
output ddr3_we_n;
|
|
|
|
input sgmii_rxp;
|
|
input sgmii_rxn;
|
|
output sgmii_txp;
|
|
output sgmii_txn;
|
|
|
|
output phy_rstn;
|
|
input mgt_clk_p;
|
|
input mgt_clk_n;
|
|
output mdio_mdc;
|
|
inout mdio_mdio;
|
|
|
|
output fan_pwm;
|
|
|
|
output [ 6:0] gpio_lcd;
|
|
output [ 7:0] gpio_led;
|
|
input [ 12:0] gpio_sw;
|
|
|
|
output iic_rstn;
|
|
inout iic_scl;
|
|
inout iic_sda;
|
|
|
|
output hdmi_out_clk;
|
|
output hdmi_hsync;
|
|
output hdmi_vsync;
|
|
output hdmi_data_e;
|
|
output [ 35:0] hdmi_data;
|
|
|
|
output spdif;
|
|
|
|
input rx_ref_clk_0_p;
|
|
input rx_ref_clk_0_n;
|
|
input [ 7:0] rx_data_0_p;
|
|
input [ 7:0] rx_data_0_n;
|
|
input rx_ref_clk_1_p;
|
|
input rx_ref_clk_1_n;
|
|
input [ 7:0] rx_data_1_p;
|
|
input [ 7:0] rx_data_1_n;
|
|
output rx_sysref_p;
|
|
output rx_sysref_n;
|
|
output rx_sync_0_p;
|
|
output rx_sync_0_n;
|
|
output rx_sync_1_p;
|
|
output rx_sync_1_n;
|
|
|
|
output spi_csn_0;
|
|
output spi_csn_1;
|
|
output spi_clk;
|
|
inout spi_sdio;
|
|
output spi_dirn;
|
|
|
|
input trig_p;
|
|
input trig_n;
|
|
output vdither_p;
|
|
output vdither_n;
|
|
inout pwr_good;
|
|
inout dac_clk;
|
|
inout dac_data;
|
|
inout dac_sync_0;
|
|
inout dac_sync_1;
|
|
inout fd_1;
|
|
inout irq_1;
|
|
inout fd_0;
|
|
inout irq_0;
|
|
inout pwdn_1;
|
|
inout rst_1;
|
|
inout drst_1;
|
|
inout arst_1;
|
|
inout pwdn_0;
|
|
inout rst_0;
|
|
inout drst_0;
|
|
inout arst_0;
|
|
|
|
// internal signals
|
|
|
|
wire [ 18:0] gpio_i;
|
|
wire [ 18:0] gpio_o;
|
|
wire [ 18:0] gpio_t;
|
|
wire rx_ref_clk_0;
|
|
wire rx_ref_clk_1;
|
|
wire rx_sysref;
|
|
wire rx_sync_0;
|
|
wire rx_sync_1;
|
|
wire spi_clk;
|
|
wire spi_miso;
|
|
wire spi_mosi;
|
|
wire [255:0] adc_ddata_0;
|
|
wire [255:0] adc_ddata_1;
|
|
wire [511:0] adc_ddata;
|
|
|
|
// interleaving
|
|
|
|
assign adc_ddata[((16*31)+15):(16*31)] = adc_ddata_1[((16*15)+15):(16*15)];
|
|
assign adc_ddata[((16*30)+15):(16*30)] = adc_ddata_0[((16*15)+15):(16*15)];
|
|
assign adc_ddata[((16*29)+15):(16*29)] = adc_ddata_1[((16*14)+15):(16*14)];
|
|
assign adc_ddata[((16*28)+15):(16*28)] = adc_ddata_0[((16*14)+15):(16*14)];
|
|
assign adc_ddata[((16*27)+15):(16*27)] = adc_ddata_1[((16*13)+15):(16*13)];
|
|
assign adc_ddata[((16*26)+15):(16*26)] = adc_ddata_0[((16*13)+15):(16*13)];
|
|
assign adc_ddata[((16*25)+15):(16*25)] = adc_ddata_1[((16*12)+15):(16*12)];
|
|
assign adc_ddata[((16*24)+15):(16*24)] = adc_ddata_0[((16*12)+15):(16*12)];
|
|
assign adc_ddata[((16*23)+15):(16*23)] = adc_ddata_1[((16*11)+15):(16*11)];
|
|
assign adc_ddata[((16*22)+15):(16*22)] = adc_ddata_0[((16*11)+15):(16*11)];
|
|
assign adc_ddata[((16*21)+15):(16*21)] = adc_ddata_1[((16*10)+15):(16*10)];
|
|
assign adc_ddata[((16*20)+15):(16*20)] = adc_ddata_0[((16*10)+15):(16*10)];
|
|
assign adc_ddata[((16*19)+15):(16*19)] = adc_ddata_1[((16* 9)+15):(16* 9)];
|
|
assign adc_ddata[((16*18)+15):(16*18)] = adc_ddata_0[((16* 9)+15):(16* 9)];
|
|
assign adc_ddata[((16*17)+15):(16*17)] = adc_ddata_1[((16* 8)+15):(16* 8)];
|
|
assign adc_ddata[((16*16)+15):(16*16)] = adc_ddata_0[((16* 8)+15):(16* 8)];
|
|
assign adc_ddata[((16*15)+15):(16*15)] = adc_ddata_1[((16* 7)+15):(16* 7)];
|
|
assign adc_ddata[((16*14)+15):(16*14)] = adc_ddata_0[((16* 7)+15):(16* 7)];
|
|
assign adc_ddata[((16*13)+15):(16*13)] = adc_ddata_1[((16* 6)+15):(16* 6)];
|
|
assign adc_ddata[((16*12)+15):(16*12)] = adc_ddata_0[((16* 6)+15):(16* 6)];
|
|
assign adc_ddata[((16*11)+15):(16*11)] = adc_ddata_1[((16* 5)+15):(16* 5)];
|
|
assign adc_ddata[((16*10)+15):(16*10)] = adc_ddata_0[((16* 5)+15):(16* 5)];
|
|
assign adc_ddata[((16* 9)+15):(16* 9)] = adc_ddata_1[((16* 4)+15):(16* 4)];
|
|
assign adc_ddata[((16* 8)+15):(16* 8)] = adc_ddata_0[((16* 4)+15):(16* 4)];
|
|
assign adc_ddata[((16* 7)+15):(16* 7)] = adc_ddata_1[((16* 3)+15):(16* 3)];
|
|
assign adc_ddata[((16* 6)+15):(16* 6)] = adc_ddata_0[((16* 3)+15):(16* 3)];
|
|
assign adc_ddata[((16* 5)+15):(16* 5)] = adc_ddata_1[((16* 2)+15):(16* 2)];
|
|
assign adc_ddata[((16* 4)+15):(16* 4)] = adc_ddata_0[((16* 2)+15):(16* 2)];
|
|
assign adc_ddata[((16* 3)+15):(16* 3)] = adc_ddata_1[((16* 1)+15):(16* 1)];
|
|
assign adc_ddata[((16* 2)+15):(16* 2)] = adc_ddata_0[((16* 1)+15):(16* 1)];
|
|
assign adc_ddata[((16* 1)+15):(16* 1)] = adc_ddata_1[((16* 0)+15):(16* 0)];
|
|
assign adc_ddata[((16* 0)+15):(16* 0)] = adc_ddata_0[((16* 0)+15):(16* 0)];
|
|
|
|
// instantiations
|
|
|
|
IBUFDS_GTE2 i_ibufds_rx_ref_clk_0 (
|
|
.CEB (1'd0),
|
|
.I (rx_ref_clk_0_p),
|
|
.IB (rx_ref_clk_0_n),
|
|
.O (rx_ref_clk_0),
|
|
.ODIV2 ());
|
|
|
|
IBUFDS_GTE2 i_ibufds_rx_ref_clk_1 (
|
|
.CEB (1'd0),
|
|
.I (rx_ref_clk_1_p),
|
|
.IB (rx_ref_clk_1_n),
|
|
.O (rx_ref_clk_1),
|
|
.ODIV2 ());
|
|
|
|
OBUFDS i_obufds_rx_sysref (
|
|
.I (rx_sysref),
|
|
.O (rx_sysref_p),
|
|
.OB (rx_sysref_n));
|
|
|
|
OBUFDS i_obufds_rx_sync_0 (
|
|
.I (rx_sync_0),
|
|
.O (rx_sync_0_p),
|
|
.OB (rx_sync_0_n));
|
|
|
|
OBUFDS i_obufds_rx_sync_1 (
|
|
.I (rx_sync_1),
|
|
.O (rx_sync_1_p),
|
|
.OB (rx_sync_1_n));
|
|
|
|
IBUFDS i_ibufds_trig (
|
|
.I (trig_p),
|
|
.IB (trig_n),
|
|
.O (gpio_i[18]));
|
|
|
|
OBUFDS i_obufds_vdither (
|
|
.I (gpio_o[17]),
|
|
.O (vdither_p),
|
|
.OB (vdither_n));
|
|
|
|
ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (
|
|
.dt (gpio_t[16:0]),
|
|
.di (gpio_o[16:0]),
|
|
.do (gpio_i[16:0]),
|
|
.dio ({ pwr_good, // 16
|
|
dac_clk, // 15
|
|
dac_data, // 14
|
|
dac_sync_0, // 13
|
|
dac_sync_1, // 12
|
|
fd_1, // 11
|
|
irq_1, // 10
|
|
fd_0, // 9
|
|
irq_0, // 8
|
|
pwdn_1, // 7
|
|
rst_1, // 6
|
|
drst_1, // 5
|
|
arst_1, // 4
|
|
pwdn_0, // 3
|
|
rst_0, // 2
|
|
drst_0, // 1
|
|
arst_0})); // 0
|
|
|
|
ad9625x2_fmc_spi i_ad9625x2_fmc_spi (
|
|
.spi_csn_0 (spi_csn_0),
|
|
.spi_csn_1 (spi_csn_1),
|
|
.spi_clk (spi_clk),
|
|
.spi_mosi (spi_mosi),
|
|
.spi_miso (spi_miso),
|
|
.spi_sdio (spi_sdio),
|
|
.spi_dirn (spi_dirn));
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.adc_ddata (adc_ddata),
|
|
.adc_ddata_0 (adc_ddata_0),
|
|
.adc_ddata_1 (adc_ddata_1),
|
|
.ddr3_addr (ddr3_addr),
|
|
.ddr3_ba (ddr3_ba),
|
|
.ddr3_cas_n (ddr3_cas_n),
|
|
.ddr3_ck_n (ddr3_ck_n),
|
|
.ddr3_ck_p (ddr3_ck_p),
|
|
.ddr3_cke (ddr3_cke),
|
|
.ddr3_cs_n (ddr3_cs_n),
|
|
.ddr3_dm (ddr3_dm),
|
|
.ddr3_dq (ddr3_dq),
|
|
.ddr3_dqs_n (ddr3_dqs_n),
|
|
.ddr3_dqs_p (ddr3_dqs_p),
|
|
.ddr3_odt (ddr3_odt),
|
|
.ddr3_ras_n (ddr3_ras_n),
|
|
.ddr3_reset_n (ddr3_reset_n),
|
|
.ddr3_we_n (ddr3_we_n),
|
|
.fan_pwm (fan_pwm),
|
|
.gpio_ad9625_i (gpio_i),
|
|
.gpio_ad9625_o (gpio_o),
|
|
.gpio_ad9625_t (gpio_t),
|
|
.gpio_lcd_tri_o (gpio_lcd),
|
|
.gpio_led_tri_o (gpio_led),
|
|
.gpio_sw_tri_i (gpio_sw),
|
|
.hdmi_data (hdmi_data),
|
|
.hdmi_data_e (hdmi_data_e),
|
|
.hdmi_hsync (hdmi_hsync),
|
|
.hdmi_out_clk (hdmi_out_clk),
|
|
.hdmi_vsync (hdmi_vsync),
|
|
.iic_main_scl_io (iic_scl),
|
|
.iic_main_sda_io (iic_sda),
|
|
.iic_rstn (iic_rstn),
|
|
.mdio_mdc (mdio_mdc),
|
|
.mdio_mdio_io (mdio_mdio),
|
|
.mgt_clk_clk_n (mgt_clk_n),
|
|
.mgt_clk_clk_p (mgt_clk_p),
|
|
.phy_rstn (phy_rstn),
|
|
.rx_data_0_n (rx_data_0_n),
|
|
.rx_data_0_p (rx_data_0_p),
|
|
.rx_data_1_n (rx_data_1_n),
|
|
.rx_data_1_p (rx_data_1_p),
|
|
.rx_ref_clk_0 (rx_ref_clk_0),
|
|
.rx_ref_clk_1 (rx_ref_clk_1),
|
|
.rx_sync_0 (rx_sync_0),
|
|
.rx_sync_1 (rx_sync_1),
|
|
.rx_sysref (rx_sysref),
|
|
.sgmii_rxn (sgmii_rxn),
|
|
.sgmii_rxp (sgmii_rxp),
|
|
.sgmii_txn (sgmii_txn),
|
|
.sgmii_txp (sgmii_txp),
|
|
.spdif (spdif),
|
|
.spi_clk_i (1'b0),
|
|
.spi_clk_o (spi_clk),
|
|
.spi_csn_i (2'b11),
|
|
.spi_csn_o ({spi_csn_1, spi_csn_0}),
|
|
.spi_sdi_i (spi_miso),
|
|
.spi_sdo_i (1'b0),
|
|
.spi_sdo_o (spi_mosi),
|
|
.sys_clk_n (sys_clk_n),
|
|
.sys_clk_p (sys_clk_p),
|
|
.sys_rst (sys_rst),
|
|
.uart_sin (uart_sin),
|
|
.uart_sout (uart_sout),
|
|
.unc_int0 (1'b0),
|
|
.unc_int1 (1'b0),
|
|
.unc_int3 (1'b0),
|
|
.unc_int4 (1'b0));
|
|
|
|
endmodule
|
|
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|